

PIC17C7XX

High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D


Microcontroller Core Features:

- · Only 58 single word instructions to learn
- All single cycle instructions (121 ns) except for program branches and table reads/writes which are two-cycle
- Operating speed:
 - DC 33 MHz clock input
- DC 121 ns instruction cycle
- 8 x 8 Single-Cycle Hardware Multiplier
- Interrupt capability
- 16 level deep hardware stack
- Direct, indirect, and relative addressing modes
- Internal/external program memory execution, Capable of addressing 64K x 16 program memory space

Device	Men	Memory					
Device	Program (x16)	Data (x8)					
PIC17C752	8K	678					
PIC17C756A	16K	902					
PIC17C762	8K	678					
PIC17C766	16K	902					

Peripheral Features:

- Up to 66 I/O pins with individual direction control
- 10-bit, multi-channel analog-to-digital converter
- · High current sink/source for direct LED drive
- · Four capture input pins
- Captures are 16-bit, max resolution 121 ns
- Three PWM outputs (resolution is 1- to 10-bits)
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler
- TMR1: 8-bit timer/counter
- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Two Universal Synchronous Asynchronous Receiver Transmitters (USART/SCI) with Independent baud rate generators
- Synchronous Serial Port (SSP) with SPI[™] and I²C[™] modes (including I²C master mode)



Special Microcontroller Features:


- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out Reset
- Code-protection
- · Power saving SLEEP mode
- Selectable oscillator options

CMOS Technology:

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range (3.0V to 5.5V)
- · Commercial and Industrial temperature ranges
- Low-power consumption
 - < 5 mA @ 5V, 4 MHz
 - 100 μA typical @ 4.5V, 32 kHz
 - <1 μA typical standby current @ 5V

PIC17C7XX

Pin Diagrams cont.'d



PIN DIAGRAMS cont.'d




Table of Contents

1.0	Overview	5
2.0	Device Varieties	7
3.0	Architectural Overview	9
4.0	On-chip Oscillator Circuit	15
5.0	Reset	21
6.0	Interrupts	31
7.0	Memory Organization	41
8.0	Table Reads and Table Writes	57
9.0	Hardware Multiplier	65
10.0	I/O Ports	69
11.0	Overview of Timer Resources.	93
12.0	Timer0	95
13.0	Timer1, Timer2, Timer3, PWMs and Captures	99
14.0	Universal Synchronous Asynchronous Receiver Transmitter (USART) Modules	115
15.0	Master Synchronous Serial Port (MSSP) Module	131
16.0	Analog-to-Digital Converter (A/D) Module	
17.0	Special Features of the CPU	
18.0	Instruction Set Summary	
19.0	Development Support	231
20.0	PIC17C7XX Electrical Characteristics	235
21.0	PIC17C7XX DC and AC Characteristics.	
22.0	Packaging Information	277
Appendix	x A: Modifications	
	x B: Compatibility	
Appendix	x C: What's New	
	x D: What's Changed	
	x E: I ² C™ Overview	
Appendix	x F: Status and Control Registers	291
On-Line	Support	321
Reader F	Response	322
PIC17C7	7XX Product Identification System	323

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 OVERVIEW

This data sheet covers the PIC17C7XX group of the PIC17CXXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C752
- PIC17C756A
- PIC17C762
- PIC17C766

The PIC17C7XX devices are 68/84-pin, EPROM-based members of the versatile PIC17CXXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PICmicro[™] microcontrollers employ an advanced RISC architecture. The PIC17CXXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data path. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 58 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C7XX devices have up to 902 bytes of RAM and 66 I/O pins. In addition, the PIC17C7XX adds several peripheral features useful in many high performance applications including:

- Four timer/counters
- · Four capture inputs
- Three PWM outputs
- Two independent Universal Synchronous Asynchronous Receiver Transmitters (USARTs)
- An A/D converter (multi-channel, 10-bit resolution)
- A Synchronous Serial Port (SPI and I²C w/ Master mode)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption.

There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input.

The SLEEP (power-down) mode offers additional power saving. Wake-up from SLEEP can occur through several external and internal interrupts and device resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

There are four configuration options for the device operational mode:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

The device also has Brown-out Reset circuitry. This allows a device reset to occur if the device VDD falls below the Brown-out voltage trip point (BVDD). The chip will remain in Brown-out Reset until VDD rises above BVDD.

A UV-erasable CERQUAD-packaged version (compatible with PLCC) is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C7XX fits perfectly in applications that require extremely fast execution of complex software programs. These include applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications.

The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options (including die sales) make the PIC17C7XX ideal for applications with space limitations that require high performance.

High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C7XX ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

The PIC17CXXX family of microcontrollers have architectural enhancements over the PIC16C5X and PIC16CXX families. These enhancements allow the device to be more efficient in software and hardware requirements. Refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXXX devices (Appendix B).

1.2 Development Support

The PIC17CXXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools. For additional information see Section 19.0.

© 1998 Microchip Technology Inc.

Featur	es	PIC17C42A	PIC17C43	PIC17C44	PIC17C752	PIC17C756A	PIC17C762	PIC17C766
Maximum Frequency of Operation		33 MHz	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz	33 MHz
Operating Voltag	je Range	2.5 - 6.0V	2.5 - 6.0V	2.5 - 6.0V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V
Program	(EPROM)	2K	4K	8K	8K	16K	8K	16K
Memory (x16)	(ROM)	—			—	—	_	_
Data Memory (b	ytes)	232	454	454	678	902	678	902
Hardware Multip	lier (8 x 8)	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit pc	ostscaler)	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)	2	2	2	4	4	4	4
PWM outputs (u	p to 10-bit)	2	2	2	2 3		3	3
USART/SCI		1	1	1 2		2	2	2
A/D channels (10-bit)		_	_	_	12	12	16	16
SSP (SPI/I ² C w/Master mode)		-	-	-	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes Yes		Yes	Yes	Yes
External Interrup	ots	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Source	S	11	11	11	18	18	18	18
Code Protect	Protect Yes		Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Rese	t	—			Yes	Yes	Yes	Yes
In-circuit Serial Program- ming		—	_	_	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	50	50	66	66
I/O High Cur-	Source	25 mA	25 mA	25 mA	25 mA	25 mA	25 mA	25 mA
rent Capability	Sink	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾
Package Types		40-pin DIP 44-pin PLCC 44-pin MQFP 44-pin TQFP	40-pin DIP 44-pin PLCC 44-pin MQFP 44-pin TQFP	40-pin DIP 44-pin PLCC 44-pin MQFP 44-pin TQFP	64-pin DIP 68-pin LCC 68-pin TQFP	64-pin DIP 68-pin LCC 68-pin TQFP	80-pin QFP 84-pin PLCC	80-pin QFP 84-pin PLCC

TABLE 1-1: PIC17CXXX FAMILY OF DEVICES

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C7XX Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C7XX Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are three memory type options. These are specified in the middle characters of the part number.

- 1. **C**, as in PIC17**C**756A. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756A. These devices have ROM type memory.
- 3. **F**, as in PIC17**F**756A. These devices have Flash type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

TABLE 2-1: DEVICE MEMORY VARIETIES

	Voltage Range				
Memory Type	Standard	Extended			
EPROM	PIC17CXXX	PIC17LCXXX			
ROM	PIC17CRXXX	PIC17LCRXXX			
Flash	PIC17FXXX	PIC17LFXXX			
Note: Not all memory technologies are available for a particular device.					

2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

Note:	Presently,	NO	ROM	versions	of	the
	PIC17C7XX devices are available.					

2.6 Flash Memory Devices

These devices are electrically erasable and, therefore, can be offered in the low cost plastic package. Being electrically erasable, these devices can be erased and reprogrammed in-circuit. These devices are the same for prototype development, pilot programs, as well as production.

Note: Presently, NO Flash versions of the PIC17C7XX devices are available.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17CXXX can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17CXXX uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So, the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17CXXX opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17CXXX can address up to $64K \times 16$ of program memory space.

The **PIC17C752** and **PIC17C762** integrate 8K x 16 of EPROM program memory on-chip.

The **PIC17C756A** and **PIC17C766** integrate 16K x 16 EPROM program memory on-chip.

A simplified block diagram is shown in Figure 3-1. The descriptions of the device pins are listed in Table 3-1.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in data memory. The PIC17CXXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. Thus increasing performance and decreasing program memory usage.

The PIC17CXXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17CXXX devices have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), Zero (Z) and overflow (OV) bits in the ALUSTA register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. That is if the result of 8-bit signed operations is greater than 127 (7Fh) or less than -128 (80h).


Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of each byte value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits.

If the signed math values are greater than 7-bits (such as 15-, 24- or 31-bit), the algorithm must ensure that the low order bytes of the signed value ignore the overflow status bit.

Example 3-1 shows an two cases of doing signed arithmetic. The Carry (C) bit and the Overflow (OV) bit are the most important status bits for signed math operations.

EXAMPLE 3-1: 8-BIT MATH ADDITION

Hex Value	Signed Values	Unsigned Values
FFh + 01h = 00h		$\begin{array}{r} 255\\ + 1\\ = 256 \rightarrow 00h \end{array}$
	C bit = 1 OV bit = 0	C bit = 1 OV bit = 0
DC bit = 1 Z bit = 1	DC bit = 1 Z bit = 1	DC bit = 1 Z bit = 1
Hex Value	Signed Values	Unsigned Values
Hex Value 7Fh + 01h = 80h	Signed Values 127 <u>+ 1</u> = 128 → 00h	127 + 1
7Fh + 01h = 80h	127 $+ 1$ $= 128 \rightarrow 00h$ C bit = 0	127 + 1






TABLE 3-1: PINOUT DESCRIPTIONS

OSC2/CLKOUT 48 51 40 63 50 O — mode. External clock input in external clock models MCLR/VP 15 16 7 20 9 VP ST Master clear (reset) input or Programming Voltag (VPP) input. This is the active low reset input of the device. MCLR/VP 15 16 7 20 9 VP ST Master clear (reset) input or Programming Voltag (VPP) input. This is the active low reset input of the device. RA0/INT 56 60 48 72 58 I ST RA0 can also be selected as an external int of device. RA0/INT 56 60 48 72 58 I ST RA0 can also be selected as an external int of device. RA1/TOCKI 41 44 33 56 43 I ST RA1 can also be used as the salve select of a device input of the positive or negative edge. FN1 can also be used as the slave select of a device or negative edge. FN1 can also be used as the slave select of a device or negative edge. FN1 can also be used as the slave select or opositive or negative edge. FN1 can also be used as the slave select or opositive or negative edge. FN1 can also be used as the slave select or opositive or negative edge. FN1 can also be use		Р	IC17C75	5X	PIC17	7C76X			
OSC2/CLKOUT 48 51 40 63 50 O — odd Oscillator output. Connects to crystal or resonate crystal oscillator mode. In RC oscillator or extern clock modes OSC2 pin outputs CLKOUT which 1 one fourt the frequency (Fosc/1) of OSC1 and denotes the instruction cycle rate. MCLR/VPP 15 16 7 20 9 VP ST Master clear (reset) input or Programming Voltag (VPP) input. This is the active low reset input to th device. RA0/INT 56 60 48 72 58 I ST RA0 can also be selected as an external into rupt input. interrupt can be configured to be positive or negative edge. Input only pin. RA1/TOCKI 41 44 33 56 43 I ST RA1 can also be selected as an external into rupt input. and the interrupt can be configured to be positive or negative edge. RA1 can also be selected as an external into rupt input. and the islave select on positive or negative edge. RA1 can also be selected to be the clock input to the Timer0 timer/counter. Input only pin. RA2/SSI/SCL 42 45 57 44 I/O(2) ST RA2 can also be used as the slave select on positive or negative edge. RA1 can also be selected as the USART1 (SC) RA2/SSI/SCL 42 45 58 45 </th <th>Name</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>Description</th>	Name								Description
MCLR/VPP 15 16 7 20 9 I/P ST Master class of works of the instruction cycle rate. MCLR/VPP 15 16 7 20 9 I/P ST Master class (Fosc) 4) of OSC1 and denotes the instruction cycle rate. MCLR/VPP 15 16 7 20 9 I/P ST Master class (Fosc) 4) of OSC1 and denotes the instruction cycle rate. RA0/INT 56 60 48 72 58 I ST RAfa class the active low reset input to the device. RA1/TOCKI 41 44 33 56 43 I ST RAfa can also be selected as an external in rupt input, infant be interrupt can be configured to be positive or negative edge. Input only pin. RA1/TOCKI 41 44 33 56 43 I ST RAfa can also be used as the slave select in the or on positive or negative edge. RAf can also be selected to be the clock input to the Te bus. High voltage, high current, open drain port 1 RA3/SDI/SDA 43 46 35 58 45 I/O (2) ST RA3 can also be used as the slave select in the Te bus. High voltage, high current, open drain port 1 Asynchronous Receive of USART1	OSC1/CLKIN	47	50	39	62	49	I	ST	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
RA0/INT 56 60 48 72 58 I ST PORTA pins have individual differentiations that i listed in the following descriptions: RA0/INT 56 60 48 72 58 I ST PORTA pins have individual differentiations that i listed in the following descriptions: RA1/TOCKI 41 44 33 56 43 I ST RA0 can also be selected as an external in rupt input, input input, and the interrupt can be configured to be positive or negative edge. RA1 can also be selected to be the clock input to the Timer0 timer/counter. Input only pin. RA2/SS/SCL 42 45 34 57 44 I/O (2) ST RA2 can also be used as the slave select in for the SPI or the clock input to the PC bus High voltage, high current, open drain port I RA3/SDI/SDA 43 46 35 58 45 I/O (2) ST RA3 can also be used as the USART1 (SC) Synchronous Transmit or USART only. RA4/RX1/DT1 40 43 32 51 38 I/O (1) ST RA4 can also be selected as the USART1 (SC) Synchronous Transmit or USART only. RA5/TX1/CK1 39 42 31 50 <td>OSC2/CLKOUT</td> <td>48</td> <td>51</td> <td>40</td> <td>63</td> <td>50</td> <td>0</td> <td>_</td> <td></td>	OSC2/CLKOUT	48	51	40	63	50	0	_	
RA0/INT 56 60 48 72 58 I ST RA0 can also be selected as an external infrupt input. Interrupt can be configured to be positive or negative edge. Input only pin. RA1/T0CKI 41 44 33 56 43 I ST RA1 can also be selected as an external infrupt input, and the interrupt can be configured to be on positive or negative edge. Input only pin. RA2/SS/SCL 42 45 34 57 44 $VO(2)$ ST RA2 can also be used as the slave select in for the SPI or the clock input to the Timero timer/counter. Input only pin. RA3/SDI/SDA 43 46 35 58 45 $VO(2)$ ST RA3 can also be used as the slave select in for the SPI or the clock input for the I/2 bus. RA4/RX1/DT1 40 43 32 51 38 $VO(1)$ ST RA4 can also be selected as the USART1 (SC) Synchronous Receive or USART1 (SC) Synchronous Clock. Output available from USART only. RA5/TX1/CK1 39 42 31 50 37 $VO(1)$ ST RA6 can also be selected as the USART1 (SC) Synchronous Clock. Output available from USART only. RB0/CAP1 55 <td>MCLR/Vpp</td> <td>15</td> <td>16</td> <td>7</td> <td>20</td> <td>9</td> <td>I/P</td> <td>ST</td> <td>Master clear (reset) input or Programming Voltage (VPP) input. This is the active low reset input to the device.</td>	MCLR/Vpp	15	16	7	20	9	I/P	ST	Master clear (reset) input or Programming Voltage (VPP) input. This is the active low reset input to the device.
RA1/T0CKI 41 44 33 56 43 I ST RA1 can also be selected as an external intrupt input, and the interrupt can be configured to be positive or negative edge. Input only pin. RA2/SS/SCL 42 45 34 57 44 I/O (2) ST RA2 can also be selected as an external intrupt input, and the interrupt can be configured to be positive or negative edge. RA1 can also be subced as the slave select in for the SPI or the clock input to the Timer0 timer/counter. Input only pin. RA2/SS/SDL 42 45 34 57 44 I/O (2) ST RA2 can also be used as the slave select in for the SPI or the clock input to the I ² C bus. High voltage, high current, open drain port I and the interrupt orent of the 2 ¹ C bus. High voltage, high current, open drain port I sa bi-dirage, high current, open drain port I sa bi-dirage. high current, open drain port I SART1 (2) Synchronous Data. Output available from USART1 (SCI) Synchronous Transmit or USART1 (SCI) Synchronous Transmit or USART1 (SCI) Synchronous Clock. Output available from USART only. RA5/TX1/CK1 39 42 31 50 37 I/O (1) ST RA6 can also be the Capture1 input pin. RA7 can also be the Capture1 input pin. RB0/CAP1 55 59 47 71 57 I/O ST RB0 can also be the Capture2 input pin. </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PORTA pins have individual differentiations that are listed in the following descriptions:</td>									PORTA pins have individual differentiations that are listed in the following descriptions:
RA2/SS/SCL 42 45 34 57 44 I/O (2) ST RA2 can also be selected to be the clock input to the Timer0 timer/counter. Input only pin. RA3/SDI/SDA 43 46 35 58 45 I/O (2) ST RA3 can also be used as the slave select in to the SPI or the Clock input for the 1 ² C bus. High voltage, high current, open drain port I, Synchronous Data. RA4/RX1/DT1 40 43 32 51 38 I/O (1) ST RA4 can also be selected as the USART1 (SC) Synchronous Data. RA5/TX1/CK1 39 42 31 50 37 I/O (1) ST RA5 can also be selected as the USART1 (SC) Synchronous Clock. RB0/CAP1 55 59 47 71 57 I/O ST RB2 can also be the Capture1 input pin. RB1/CAP2 54 58 46 70 56 I/O ST RB2 can also be the Capture1 input pin. RB3/PWM2 53 57 45 69	RA0/INT	56	60	48	72	58	I	ST	RA0 can also be selected as an external inter- rupt input. Interrupt can be configured to be on positive or negative edge. Input only pin.
RA3/SDI/SDA4346355845I/OSTRA3 can also be used as the data input for SPI or the data for the I²C bus. High voltage, high current, open drain port f RA4/RX1/DT1RA4/RX1/DT14043325138I/OSTRA4 can also be used as the data input for SPI or the data for the I²C bus. High voltage, high current, open drain port f SPI or the data for the I²C bus. High voltage, high current, open drain port f Asynchronous Receive or USART1 (SCI) Synchronous Data. Output available from USART only.RA5/TX1/CK13942315037I/OSTRA5 can also be selected as the USART1 (SCI) Synchronous Transmit or USART only.RA5/TX1/CK13942315037I/OI/OSTRA5 can also be selected as the USART1 (SCI) Synchronous Transmit or USART only.RB0/CAP15559477157I/OSTRB0 can also be the Capture1 input pin.RB1/CAP25458467056I/OSTRB1 can also be the Capture1 input pin.RB2/PWM15054426652I/OSTRB2 can also be the PWM1 output pin.RB4/TCLK125256446854I/OSTRB3 can also be the external clock input to Timer1 and Timer2.RB5/TCLK35155436753I/OSTRB5 can also be the external clock input to Timer3.RB6/SCK4447365946I/OSTRB5 can also be used as the	RA1/T0CKI	41	44	33	56	43	I	ST	RA1 can also be selected as an external inter- rupt input, and the interrupt can be configured to be on positive or negative edge. RA1 can also be selected to be the clock input to the Timer0 timer/counter. Input only pin.
RA4/RX1/DT14043325138I/O (1)STRA4 can also be selected as the USART1 (SCI) Synchronous Receive or USART1 (SCI) Synchronous Data. Output available from USART only.RA5/TX1/CK13942315037I/O (1)STRA5 can also be selected as the USART1 (SCI) Synchronous Data. Output available from USART only.RA5/TX1/CK13942315037I/O (1)STRA5 can also be selected as the USART1 (SCI) Synchronous Clock. Output available from USART only.RB0/CAP15559477157I/OSTRB0 can also be the Capture1 input pin.RB1/CAP25458467056I/OSTRB0 can also be the Capture1 input pin.RB2/PWM15054426652I/OSTRB2 can also be the PWM1 output pin.RB3/PWM25357456955I/OSTRB3 can also be the external clock input to Timer1 and Timer2.RB5/TCLK35155436753I/OSTRB5 can also be the external clock input to Timer3.RB6/SCK4447365946I/OSTRB5 can also be used as the data output for Asynchronous base base base base base base base bas	RA2/SS/SCL	42	45	34	57	44	I/O ⁽²⁾	ST	RA2 can also be used as the slave select input for the SPI or the clock input for the I ² C bus. High voltage, high current, open drain port pin.
RA4/RX1/DT1 40 43 32 51 38 I/O (1) ST RA4 can also be selected as the USART1 (SCI) Synchronous Receive or USART1 noise RA5/TX1/CK1 39 42 31 50 37 I/O (1) ST RA5 can also be selected as the USART1 (SCI) Synchronous Transmit or USART1 noise RA5/TX1/CK1 39 42 31 50 37 I/O (1) ST RA5 can also be selected as the USART1 (SCI) Asynchronous Transmit or USART1 noise RB0/CAP1 55 59 47 71 57 I/O ST RB0 can also be the Capture1 input pin. RB1/CAP2 54 58 46 70 56 I/O ST RB0 can also be the Capture1 input pin. RB3/PWM2 53 57 45 69 55 I/O ST RB3 can also be the PWM1 output pin. RB4/TCLK12 52 56 44 68 54 I/O ST RB4 can also be the external clock input to Timer1 and Timer2. RB5/TCLK3 51 55 43 67 53 I/O ST <td>RA3/SDI/SDA</td> <td>43</td> <td>46</td> <td>35</td> <td>58</td> <td>45</td> <td>I/O ⁽²⁾</td> <td>ST</td> <td>RA3 can also be used as the data input for the SPI or the data for the I²C bus. High voltage, high current, open drain port pin.</td>	RA3/SDI/SDA	43	46	35	58	45	I/O ⁽²⁾	ST	RA3 can also be used as the data input for the SPI or the data for the I ² C bus. High voltage, high current, open drain port pin.
RB0/CAP15559477157I/OSTRB0/CAP1S5559477157I/OSTRB0/CAP1S5559477157I/OSTRB0/CAP1RB1/CAP25458467056I/OSTRB0/CAP1RB1/CAP25458467056I/OSTRB1/CAP2RB1/CAP25458467056I/OSTRB1/CAP2RB1/CAP25454426652I/OSTRB2/PWM15054426652I/OSTRB2/CAP1RB3/PWM25357456955I/OSTRB2/CAP1RB3/PWM25357456955I/OSTRB3/CAP1RB4/CAP120cuput pin.RB3/PWM25357456955I/OSTRB3 can also be the PWM2 output pin.RB4/TCLK125256446854I/OSTRB4 can also be the external clock input to Timer1 and Timer2.RB5/TCLK35155436753I/OSTRB5 can also be used as the master/slave c for the SPI.RB6/SCK4447365946I/OSTRB6 can also be used as the data output for for the SPI.RB7/SDO4548376047I/OSTRB7 can also be used as the data output for	RA4/RX1/DT1	40	43	32	51	38	I/O ⁽¹⁾	ST	RA4 can also be selected as the USART1 (SCI) Asynchronous Receive or USART1 (SCI) Synchronous Data.
RB0/CAP1 55 59 47 71 57 I/O ST RB0 can also be the Capture1 input pin. RB1/CAP2 54 58 46 70 56 I/O ST RB0 can also be the Capture1 input pin. RB2/PWM1 50 54 42 66 52 I/O ST RB2 can also be the PWM1 output pin. RB3/PWM2 53 57 45 69 55 I/O ST RB3 can also be the PWM2 output pin. RB4/TCLK12 52 56 44 68 54 I/O ST RB4 can also be the external clock input to Timer1 and Timer2. RB5/TCLK3 51 55 43 67 53 I/O ST RB5 can also be the external clock input to Timer3. RB6/SCK 44 47 36 59 46 I/O ST RB6 can also be used as the master/slave or for the SPI. RB7/SDO 45 48 37 60 47 I/O ST RB7 can also be used as the data output for the SPI.	RA5/TX1/CK1	39	42	31	50	37	I/O ⁽¹⁾	ST	Synchronous Clock.
RB1/CAP2 54 58 46 70 56 I/O ST RB1 can also be the Capture2 input pin. RB2/PWM1 50 54 42 66 52 I/O ST RB2 can also be the Capture2 input pin. RB3/PWM2 53 57 45 69 55 I/O ST RB3 can also be the PWM1 output pin. RB4/TCLK12 52 56 44 68 54 I/O ST RB4 can also be the external clock input to Timer1 and Timer2. RB5/TCLK3 51 55 43 67 53 I/O ST RB5 can also be the external clock input to Timer1 and Timer2. RB6/SCK 44 47 36 59 46 I/O ST RB6 can also be used as the master/slave c for the SPI. RB7/SDO 45 48 37 60 47 I/O ST RB7 can also be used as the data output for									
RB2/PWM1 50 54 42 66 52 I/O ST RB2 can also be the PWM1 output pin. RB3/PWM2 53 57 45 69 55 I/O ST RB3 can also be the PWM2 output pin. RB4/TCLK12 52 56 44 68 54 I/O ST RB4 can also be the external clock input to Timer1 and Timer2. RB5/TCLK3 51 55 43 67 53 I/O ST RB5 can also be the external clock input to Timer1 and Timer2. RB6/SCK 44 47 36 59 46 I/O ST RB6 can also be used as the master/slave c for the SPI. RB7/SDO 45 48 37 60 47 I/O ST RB7 can also be used as the data output for	RB0/CAP1	55	59	47	71	57	I/O	ST	RB0 can also be the Capture1 input pin.
RB3/PWM25357456955I/OSTRB3 can also be the PWM2 output pin.RB4/TCLK125256446854I/OSTRB4 can also be the external clock input to Timer1 and Timer2.RB5/TCLK35155436753I/OSTRB5 can also be the external clock input to Timer1 and Timer2.RB6/SCK4447365946I/OSTRB6 can also be used as the master/slave of for the SPI.RB7/SDO4548376047I/OSTRB7 can also be used as the data output for	RB1/CAP2	54	58	46	70	56	I/O	ST	RB1 can also be the Capture2 input pin.
RB4/TCLK125256446854I/OSTRB4 can also be the external clock input to Timer1 and Timer2.RB5/TCLK35155436753I/OSTRB5 can also be the external clock input to Timer3.RB6/SCK4447365946I/OSTRB6 can also be used as the master/slave of for the SPI.RB7/SDO4548376047I/OSTRB7 can also be used as the data output for	RB2/PWM1	50	54	42	66	52	I/O	ST	RB2 can also be the PWM1 output pin.
RB5/TCLK35155436753I/OSTRB5 can also be the external clock input to Timer3.RB6/SCK4447365946I/OSTRB6 can also be used as the master/slave of for the SPI.RB7/SDO4548376047I/OSTRB7 can also be used as the data output for	RB3/PWM2	53	57	45	69	55	I/O	ST	RB3 can also be the PWM2 output pin.
RB6/SCK4447365946I/OSTTimer3.RB7/SDO4548376047I/OSTRB7 can also be used as the data output for RB7 can also be used as the data output for	RB4/TCLK12	52	56	44	68	54	I/O	ST	
RB7/SDO 45 48 37 60 47 I/O ST RB7 can also be used as the data output for	RB5/TCLK3	51	55	43	67	53			
					59	-			RB6 can also be used as the master/slave clock for the SPI.
SPI.	RB7/SDO	45	48	37	60	47	I/O	ST	RB7 can also be used as the data output for the SPI.

TTL = TTL input; ST = Schmitt Trigger input.

Note 1: The output is only available by the peripheral operation.

2: Open Drain input/output pin. Pin forced to input upon any device reset.

IADLE 3-1:	FINC							
	F	PIC17C75X PIC1		PIC17	7C76X			
Name	DIP No.	PLCC No.	TQFP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
								PORTC is a bi-directional I/O Port.
RC0/AD0	2	3	58	3	72	I/O	TTL	This is also the least significant byte (LSB) of
RC1/AD1	63	67	55	83	69	I/O	TTL	the 16-bit wide system bus in microprocessor
RC2/AD2	62	66	54	82	68	I/O	TTL	mode or extended microcontroller mode. In
RC3/AD3	61	65	53	81	67	I/O	TTL	multiplexed system bus configuration, these pins are address output as well as data input of
RC4/AD4	60	64	52	80	66	I/O	TTL	output.
RC5/AD5	58	63	51	79	65	I/O	TTL	
RC6/AD6	58	62	50	78	64	I/O	TTL	
RC7/AD7	57	61	49	77	63	I/O	TTL	
								PORTD is a bi-directional I/O Port.
RD0/AD8	10	11	2	15	4	I/O	TTL	This is also the most significant byte (MSB) of
RD1/AD9	9	10	1	14	3	I/O	TTL	the 16-bit system bus in microprocessor mode
RD2/AD10	8	9	64	9	78	I/O	TTL	or extended microcontroller mode. In multi-
RD3/AD11	7	8	63	8	77	I/O	TTL	plexed system bus configuration these pins an address output as well as data input or output.
RD4/AD12	6	7	62	7	76	I/O	TTL	
RD5/AD13	5	6	61	6	75	1/0	TTL	
RD6/AD14	4	5	60	5	74	1/0	TTL	
RD7/AD15	3	4	59	4	73	1/0	TTL	
								PORTE is a bi-directional I/O Port.
RE0/ALE	11	12	3	16	5	I/O	TTL	In microprocessor mode or extended microcor troller mode, RE0 is the Address Latch Enable (ALE) output. Address should be latched on th falling edge of ALE output.
RE1/OE	12	13	4	17	6	I/O	TTL	In microprocessor or extended microcontroller mode, RE1 is the Output Enable (OE) control output (active low).
RE2/WR	13	14	5	18	7	I/O	TTL	In microprocessor or extended microcontroller mode, RE2 is the Write Enable (WR) control output (active low).
RE3/CAP4	14	15	6	19	8	I/O	ST	RE3 can also be the Capture4 input pin.
								PORTF is a bi-directional I/O Port.
RF0/AN4	26	28	18	36	24	I/O	ST	RF0 can also be analog input 4.
RF1/AN5	25	27	17	35	23	I/O	ST	RF1 can also be analog input 5.
RF2/AN6	24	26	16	30	18	I/O	ST	RF2 can also be analog input 6.
RF3/AN7	23	25	15	29	17	I/O	ST	RF3 can also be analog input 7.
RF4/AN8	22	24	14	28	16	I/O	ST	RF4 can also be analog input 8.
RF5/AN9	21	23	13	27	15	I/O	ST	RF5 can also be analog input 9.
RF6/AN10	20	22	12	26	14	I/O	ST	RF6 can also be analog input 10.
RF7/AN11	19	21	11	25	13	I/O	ST	RF7 can also be analog input 11.
Legend: I = Inp			Output or		I/O = Inj			- Sobmitt Triagor input

TABLE 3-1:	PINOUT DESCRIPTIONS
------------	---------------------

P = Power;

2: Open Drain input/output pin. Pin forced to input upon any device reset.

	PIC17C75X		PIC17C75X PIC17C76X					
Name	DIP No.	PLCC No.	TQFP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
								PORTG is a bi-directional I/O Port.
RG0/AN3	32	34	24	42	30	I/O	ST	RG0 can also be analog input 3.
RG1/AN2	31	33	23	41	29	I/O	ST	RG1 can also be analog input 2.
RG2/AN1/VREF-	30	32	22	40	28	I/O	ST	RG2 can also be analog input 1, or the ground reference voltage
RG3/AN0/VREF+	29	31	21	39	27	I/O	ST	RG3 can also be analog input 0, or the positive reference voltage
RG4/CAP3	35	38	27	46	33	I/O	ST	RG4 can also be the Capture3 input pin.
RG5/PWM3	36	39	28	47	34	I/O	ST	RG5 can also be the PWM3 output pin.
RG6/RX2/DT2	38	41	30	49	36	I/O	ST	RG6 can also be selected as the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data.
RG7/TX2/CK2	37	40	29	48	35	I/O	ST	RG7 can also be selected as the USART2 (SCI) Asynchronous Transmit or USART2 (SCI) Synchronous Clock.
								PORTH is a bi-directional I/O Port. PORTH is only
RH0	-	-	-	10	79	I/O	ST	available on the PIC17C76X devices
RH1	-	—	—	11	80	I/O	ST	
RH2	-	-	-	12	1	I/O	ST	
RH3	-	-	-	13	2	I/O	ST	
RH4/AN12	-	-	-	31	19	I/O	ST	RH4 can also be analog input 12.
RH5/AN13	-	-	-	32	20	I/O	ST	RH5 can also be analog input 13.
RH6/AN14	-	-	-	33	21	I/O	ST	RH6 can also be analog input 14.
RH7/AN15	_	_	_	34	22	I/O	ST	RH7 can also be analog input 15.
								PORTJ is a bi-directional I/O Port. PORTJ is only available on the PIC17C76X devices.
RJ0	-	-	-	52	39	I/O	ST	
RJ1	-	-	-	53	40	I/O	ST	
RJ2	-	-	-	54	41	I/O	ST	
RJ3	-	-	-	55	42	I/O	ST	
RJ4	-	-	-	73	59	I/O	ST	
RJ5	-	-	-	74	60	I/O	ST	
RJ6	-	-	-	75	61	I/O	ST	
RJ7		—		76	62	I/O	ST	
TEST	16	17	8	21	10	1	ST	Test mode selection control input. Always tie to Vss for normal operation.
Vss	17, 33, 49, 64	19, 36, 53, 68	9, 25, 41, 56	23, 44, 65, 84	11, 31, 51, 70	Р		Ground reference for logic and I/O pins.
Vdd	1, 18, 34, 46	2, 20, 37, 49,	10, 26, 38, 57	24, 45, 61, 2	12, 32, 48, 71	Ρ		Positive supply for logic and I/O pins.
AVss	28	30	20	38	26	Р		Ground reference for A/D converter. This pin MUST be at the same potential as Vss.
AVDD	27	29	19	37	25	Р		Positive supply for A/D converter. This pin MUST be at the same potential as VDD.
NC	-	1, 18, 35, 52	-	1, 22, 43, 64	—			No Connect. Leave these pins unconnected.

ST = Schmitt Trigger input.

Note 1: The output is only available by the peripheral operation.

2: Open Drain input/output pin. Pin forced to input upon any device reset.

4.0 ON-CHIP OSCILLATOR CIRCUIT

The internal oscillator circuit is used to generate the device clock. Four device clock periods generate an internal instruction clock (TCY).

There are four modes that the oscillator can operate in. They are selected by the device configuration bits during device programming. These modes are:

- LF Low Frequency (Fosc <= 2 MHz)
- XT Standard Crystal/Resonator Frequency (2 MHz <= Fosc <= 33 MHz)
- EC External Clock Input (Default oscillator configuration)
- RC External Resistor/Capacitor (Fosc <= 4 MHz)

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on POR and BOR. The PWRT is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt.

Several oscillator options are made available to allow the part to better fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options.

4.1 Oscillator Configurations

4.1.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

The main difference between the LF and XT modes is the gain of the internal inverter of the oscillator circuit which allows the different frequency ranges.

For more details on the device configuration bits, see Section 17.0.

4.1.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-2). The PIC17CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 4-3 shows an example circuit.

4.1.2.1 OSCILLATOR / RESONATOR START-UP

As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors. These include:

- Crystal / resonator frequency
- Capacitor values used (C1 and C2)
- Device VDD rise time.
- System temperature
- · Series resistor value (and type) if used
- Oscillator mode selection of device (which selects the gain of the internal oscillator inverter)

Figure 4-1 shows an example of a typical oscillator/ resonator start-up. The peak-to-peak voltage of the oscillator waveform can be quite low (less than 50% of device VDD) when the waveform is centered at VDD/2 (refer to parameter #D033 and parameter #D043 in the electrical specification section).

FIGURE 4-1: OSCILLATOR / RESONATOR START-UP CHARACTERISTICS





FIGURE 4-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor (Rs) may be required for AT strip cut crystals.

TABLE 4-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2 ⁽¹⁾				
LF	455 kHz	15 68 pF				
	2.0 MHz	10-33 pF				
XT	4.0 MHz	22-68 pF				
	8.0 MHz	33-5100 pF				
	16.0 MHz 🔨	33 - 100 pF				
Higher capacitance increases the stability of the oscillator						
		These values are for				
design guidand	e only Since each re	esonator has its own				

design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components. Note 1: These values include all board capacitances

on this pin. Actual capacitor value depends on board capacitance

Resonators Used:

455kHz	Panasonic EFO-A455K04B	± 0.3%			
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%			
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%			
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%			
16.0 MHz Murata Erie CSA16.00MX ± 0.5%					
Resona	Resonators used did not have built-in capacitors.				

FIGURE 4-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 4-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1 ⁽³⁾	C2 ⁽³⁾
LF	32 kHz ⁽¹⁾	100-150 pF	100-150 pF
	1 MHz	10-33 pF	10-33 pE
	2 MHz	10-33 pF	10-33 pF
XT	2 MHz	47-100 pF	\ 47-100 pF
	4 MHz	15-68 pF	\ 15-68 pF
	8 MHz ⁽²⁾	15-47 pt) 15-47 pF
	16 MHz		TBD
	25 MHz	15-47 pF	15-47 pF
	32 MHz 🕉	10 pF	10 pF

Higher capacitance increases the stability of the oscillator but also increases the stability of the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive tryel specification. Since each crystal has its own characteristics, the user should consult the crystal manufacture to appropriate values for external components.

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

- 2: Rs of 330Ω is required for a capacitor combination of 15/15 pF.
- 3: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance


Crystals Used:

Epson C-001R32.768K-A	± 20 PPM
ECS-10-13-1	\pm 50 PPM
ECS-20-20-1	± 50 PPM
ECS-40-20-1	± 50 PPM
ECS ECS-80-S-4	± 50 PPM
ECS-80-18-1	
ECS-160-20-1	TBD
CTS CTS25M	± 50 PPM
CRYSTEK HF-2	± 50 PPM
	ECS-10-13-1 ECS-20-20-1 ECS-40-20-1 ECS ECS-80-S-4 ECS-80-18-1 ECS-160-20-1 CTS CTS25M

4.1.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLKOUT pin is the CLKOUT output (4 Tosc).

FIGURE 4-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



4.1.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 4-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 4-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 4-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 4-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



4.1.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-7 shows how the R/C combination is connected to the PIC17CXXX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable. or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 21.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 21.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 4-8 for waveform).





4.1.5.1 RC START-UP

As the device voltage increases, the RC will immediately start its oscillations once the pin voltage levels meet the input threshold specifications (parameter #D032 and parameter #D042 in the electrical specification section). The time required for the RC to start oscillating depends on many factors. These include:

- Resistor value used
- · Capacitor value used
- Device VDD rise time
- · System temperature

4.2 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction flow are shown in Figure 4-8.

4.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 4-1).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 4-8: CLOCK/INSTRUCTION CYCLE

EXAMPLE 4-1: INSTRUCTION PIPELINE FLOW



PIC17C7XX

NOTES:

5.0 RESET

The PIC17CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- · Brown-out Reset
- MCLR Reset
- WDT Reset

Some registers are not affected in any reset condition, their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state". The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 5-3. These bits, in conjunction with the POR and BOR bits, are used in software to determine the nature of the reset. See Table 5-4 for a full description of the reset states of all registers.

When the device enters the "reset state" the Data Direction registers (DDR) are forced set, which will make the I/O hi-impendance inputs. The reset state of some peripheral modules may force the I/O to other operations, such as analog inputs or the system bus.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 5-1.




FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

Power-on Reset (POR), Power-up 5.1 Timer (PWRT), Oscillator Start-up Timer (OST), and Brown-out Reset (BOR)

5.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The devices produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

Figure 5-2 and Figure 5-3 show two possible POR circuits.





FIGURE 5-3: **EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW**



POWER-UP TIMER (PWRT) 5.1.2

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from the rising edge of the internal POR signal if VDD and MCLR are tied, or after the first rising edge of MCLR (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and with VDD and temperature. See DC parameters for details.


5.1.3 **OSCILLATOR START-UP TIMER (OST)**

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay whenever the PWRT is invoked or a wake-up from SLEEP event occurs in XT or LF mode. The PWRT and OST operate in parallel.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of the time-out is a function of the crystal/resonator frequency.

Figure 5-4 shows the operation of the OST circuit. In this figure the oscillator is of such a low frequency that although enabled simultaneously, the OST does not time-out until after the Power-up Timer time-out.

FIGURE 5-4: **OSCILLATOR START-UP** TIME (LOW FREQ)



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-up Timer (OST).

Tost = 1024Tosc.

5.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 5-1 shows the times that are associated with the oscillator configuration. Figure 5-6 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}$ /VPP pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 5-3 shows the reset conditions for some special registers, while Table 5-4 shows the initialization conditions for all the registers.

TABLE 5-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	POR, BOR	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc	_	—

TABLE 5-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR ⁽¹⁾	TO	PD	Event
0	0	1	1	Power-on Reset
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
1	1	0	1	WDT Reset during normal operation
1	1	0	0	WDT Wake-up during SLEEP
1	1	1	1	MCLR Reset during normal operation
1	0	1	1	Brown-out Reset
0	0	0	x	Illegal, TO is set on POR
0	0	x	0	Illegal, PD is set on POR
x	х	1	1	CLRWDT instruction executed

Note 1: When BODEN is enabled, else the $\overline{\text{BOR}}$ status bit is unknown.

TABLE 5-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event	PCH:PCL	CPUSTA ⁽⁴⁾	OST Active	
Power-on Reset		0000h	11 1100	Yes
Brown-out Reset		0000h	11 1110	Yes
MCLR Reset during normal operation		0000h	11 1111	No
MCLR Reset during SLEEP		0000h	11 1011	Yes (2)
WDT Reset during normal opera	ation	0000h	11 0111	No
WDT Wake-up during SLEEP ⁽³⁾		0000h	11 0011	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 1011	Yes ⁽²⁾
	GLINTD is clear	PC + 1 ⁽¹⁾	10 1011	Yes ⁽²⁾

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

- 2: The OST is only active (on wake-up) when the Oscillator is configured for XT or LF modes.
- 3: The Program Counter = 0, that is, the device branches to the reset vector. This is different from the mid-range devices.
- 4: When BODEN is enabled, else the BOR status bit is unknown.

In Figure 5-5, Figure 5-6 and Figure 5-7, the TPWRT timer timeout is greater then the TOST timer timeout, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST may be greater.

FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 5-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)





FIGURE 5-7: SLOW RISE TIME (MCLR TIED TO VDD)



Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Unbanked				
INDF0	00h	N.A.	N.A.	N.A.
FSR0	01h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
PCLATH	03h	0000 0000	นนนน นนนน	นนนน นนนน
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA ⁽³⁾	06h	11 11qq	11 qquu	uu qquu
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾
INDF1	08h	N.A.	N.A.	N.A.
FSR1	09h	XXXX XXXX	นนนน นนนน	นนนน นนนน
WREG	0Ah	XXXX XXXX	นนนน นนนน	นนนน นนนน
TMR0L	0Bh	XXXX XXXX	นนนน นนนน	սսսս սսսս
TMR0H	0Ch	XXXX XXXX	นนนน นนนน	սսսս սսսս
TBLPTRL	0Dh	0000 0000	0000 0000	นนนน นนนน
TBLPTRH	0Eh	0000 0000	0000 0000	นนนน นนนน
BSR	0Fh	0000 0000	0000 0000	սսսս սսսս
Bank 0				
PORTA ^(4,6)	10h	0-xx 11xx	0-uu 11uu	น-นน นนนน
DDRB	11h	1111 1111	1111 1111	นนนน นนนน
PORTB ⁽⁴⁾	12h	XXXX XXXX	սսսս սսսս	սսսս սսսս
RCSTA1	13h	0000 -00x	0000 -00u	นนนน -นนน
RCREG1	14h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TXSTA1	15h	00001x	00001u	uuuuuu
TXREG1	16h	XXXX XXXX	นนนน นนนน	นนนน นนนน
SPBRG1	17h	0000 0000	0000 0000	นนนน นนนน

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition.

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or externded microcontroller mode, the operation of this port does not rely on these registers

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Bank 1	•		·	
DDRC ⁽⁵⁾	10h	1111 1111	1111 1111	นนนน นนนน
PORTC (4, 5)	11h	XXXX XXXX	սսսս սսսս	սսսս սսսս
DDRD ⁽⁵⁾	12h	1111 1111	1111 1111	นนนน นนนน
PORTD (4, 5)	13h	XXXX XXXX	นนนน นนนน	นนนน นนนน
DDRE ⁽⁵⁾	14h	1111	1111	uuuu
PORTE (4, 5)	15h	xxxx	uuuu	uuuu
PIR1	16h	x000 0010	u000 0010	uuuu uuuu ⁽¹⁾
PIE1	17h	0000 0000	0000 0000	นนนน นนนน
Bank 2				
TMR1	10h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TMR2	11h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TMR3L	12h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TMR3H	13h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PR1	14h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PR2	15h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PR3/CA1L	16h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PR3/CA1H	17h	XXXX XXXX	นนนน นนนน	นนนน นนนน
Bank 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx0	uu0	uuu
PW1DCH	12h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PW2DCH	13h	xxxx xxxx	นนนน นนนน	นนนน นนนน
CA2L	14h	xxxx xxxx	นนนน นนนน	นนนน นนนน
CA2H	15h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TCON1	16h	0000 0000	0000 0000	นนนน นนนน
TCON2	17h	0000 0000	0000 0000	นนนน นนนน

TABLE 5-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or externded microcontroller mode, the operation of this port does not rely on these registers

TABLE 5-4:	INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS	(Cont.'d)

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Bank 4		-	·	
PIR2	10h	000- 0010	000- 0010	uuu- uuuu ⁽¹⁾
PIE2	11h	000- 0000	000- 0000	นนน- นนนน
Unimplemented	12h			
RCSTA2	13h	0000 -00x	0000 -00u	นนนน -นนน
RCREG2	14h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TXSTA2	15h	00001x	00001u	uuuuuu
TXREG2	16h	XXXX XXXX	นนนน นนนน	นนนน นนนน
SPBRG2	17h	0000 0000	0000 0000	นนนน นนนน
Bank 5				
DDRF	10h	1111 1111	1111 1111	นนนน นนนน
PORTF ⁽⁴⁾	11h	0000 0000	0000 0000	นนนน นนนน
DDRG	12h	1111 1111	1111 1111	นนนน นนนน
PORTG ⁽⁴⁾	13h	xxxx 0000	uuuu 0000	นนนน นนนน
ADCON0	14h	0000 -0-0	0000 -0-0	นนนน นนนน
ADCON1	15h	000- 0000	000- 0000	นนนน นนนน
ADRESL	16h	XXXX XXXX	นนนน นนนน	นนนน นนนน
ADRESH	17h	XXXX XXXX	սսսս սսսս	นนนน นนนน
Bank 6				
SSPADD	10h	0000 0000	0000 0000	นนนน นนนน
SSPCON1	11h	0000 0000	0000 0000	นนนน นนนน
SSPCON2	12h	0000 0000	0000 0000	นนนน นนนน
SSPSTAT	13h	0000 0000	0000 0000	นนนน นนนน
SSPBUF	14h	XXXX XXXX	นนนน นนนน	นนนน นนนน
Unimplemented	15h			
Unimplemented	16h			
Unimplemented	17h			

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or externded microcontroller mode, the operation of this port does not rely on these registers

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Bank 7				
PW3DCL	10h	xx0	uu0	uuu
PW3DCH	11h	XXXX XXXX	นนนน นนนน	นนนน นนนน
CA3L	12h	XXXX XXXX	นนนน นนนน	นนนน นนนน
САЗН	13h	XXXX XXXX	นนนน นนนน	นนนน นนนน
CA4L	14h	XXXX XXXX	นนนน นนนน	นนนน นนนน
CA4H	15h	XXXX XXXX	นนนน นนนน	นนนน นนนน
TCON3	16h	-000 0000	-000 0000	-นนน นนนน
Unimplemented	17h			
Bank 8				
DDRH	10h	1111 1111	1111 1111	นนนน นนนน
PORTH ⁽⁴⁾	11h	XXXX XXXX	นนนน นนนน	นนนน นนนน
DDRJ	12h	1111 1111	1111 1111	นนนน นนนน
PORTJ ⁽⁴⁾	13h	XXXX XXXX	นนนน นนนน	սսսս սսսս
Unbanked				
PRODL	18h	XXXX XXXX	นนนน นนนน	นนนน นนนน
PRODH	19h	XXXX XXXX	นนนน นนนน	นนนน นนนน

TABLE 5-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or externded microcontroller mode, the operation of this port does not rely on these registers

5.1.5 BROWN-OUT RESET (BOR)

PIC17C7XX devices have on-chip Brown-out Reset circuitry. This circuitry places the device into a reset when the device voltage falls below a trip point (BVDD). This ensures that the device does not continue program execution outside the valid operation range of the device. Brown-out resets are typically used in AC line applications or large battery applications where large loads may be switched in (such as automotive).

Note:	Before using the on-chip brown-out for a
	voltage supervisory function, please
	review the electrical specifications to
	ensure that they meet your requirements.

The BODEN configuration bit can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below BVDD (Typically 4.0V. parameter #D005 in electrical specification section), for greater than parameter #35, the brown-out situation will reset the chip. A reset is not guaranteed to occur if VDD falls below BVDD for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer and Oscillator Start-up Timer will then be invoked. This will keep the chip in reset the greater of 96 ms and 1024 Tosc. If VDD drops below BVDD while the Power-up Timer/Oscillator Start-up Timer is running, the chip will go back into a Brown-out Reset. The Power-up Timer/Oscillator Start-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer/Oscillator Start-up Timer will start their time delays. Figure 5-10 shows typical Brown-out situations.

In some applications, the Brown-out reset trip point of the device may not be at the desired level. Figure 5-8 and Figure 5-9 are two examples of external circuitry that may be implemented. Each needs to be evaluated to determine if they match the requirements of the application.

FIGURE 5-8: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 5-9: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2






FIGURE 5-10: BROWN-OUT SITUATIONS

PIC17C7XX

NOTES:

6.0 INTERRUPTS

PIC17C7XX devices have 18 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- · USART1 Transmit buffer empty
- USART1 Receive buffer full
- USART2 Transmit buffer empty
- USART2 Receive buffer full
- SSP Interrupt
- SSP I²C bus collision interrupt
- A/D conversion complete
- Capture1
- Capture2
- Capture3
- Capture4
- T0CKI edge occurred

There are six registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE1
- PIR1
- PIE2
- PIR2

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Section 6.4. When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which all vector to the same address). These sources are:

- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupts), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

When an interrupt condition is met, that individual interrupt flag bit will be set regardless of the status of its corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).




FIGURE 6-1: INTERRUPT LOGIC

6.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) contains the flag and enable bits for non-peripheral interrupts.

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR registers (Figure 6-5 and Figure 6-6).

Note: All interrupt flag bits get set by their specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (TOIF, INTF, TOCKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

Prior to disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

FIGURE 6-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

R - 0 PEIF	R/W - 0 T0CKIF T0IF INTF PEIE T0CKIE T0IE INTE R = Readable bit				
bit7	bit0 W = Writable bit - n = Value at POR reset				
bit 7:	PEIF: Peripheral Interrupt Flag bit				
	This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits. The interrupt logic forces program execution to address (20h) when a peripheral interrupt is pending. 1 = A peripheral interrupt is pending 0 = No peripheral interrupt is pending				
	TOCKIF : External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to address (18h). 1 = The software specified edge occurred on the RA1/TOCKI pin 0 = The software specified edge did not occur on the RA1/TOCKI pin				
	TOIF: TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to address (10h). 1 = TMR0 overflowed 0 = TMR0 did not overflow				
	 INTF: External Interrupt on INT Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to address (08h). 1 = The software specified edge occurred on the RA0/INT pin 0 = The software specified edge did not occur on the RA0/INT pin 				
	 PEIE: Peripheral Interrupt Enable bit This bit acts as a global enable bit for the peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts 				
	TOCKIE : External Interrupt on TOCKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin				
	TOIE : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt				
	INTE: External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin				

6.2 <u>Peripheral Interrupt Enable Register1</u> (PIE1) and Register2 (PIE2)

These registers contains the individual enable bits for the peripheral interrupts.

FIGURE 6-3: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

R/W - 0	<u>R/W - 0 R/W - 0</u>	R/W - 0	
RBIE	TMR3IE TMR2IE TMR1IE CA2IE CA1IE TX1IE	RC1IE	R = Readable bit
bit7		bit0	W = Writable bit -n = Value at POR reset
bit 7:	RBIE : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change		
bit 6:	TMR3IE : TMR3 Interrupt Enable bit 1 = Enable TMR3 interrupt 0 = Disable TMR3 interrupt		
bit 5:	TMR2IE : TMR2 Interrupt Enable bit 1 = Enable TMR2 interrupt 0 = Disable TMR2 interrupt		
bit 4:	TMR1IE : TMR1 Interrupt Enable bit 1 = Enable TMR1 interrupt 0 = Disable TMR1 interrupt		
bit 3:	CA2IE : Capture2 Interrupt Enable bit 1 = Enable Capture2 interrupt 0 = Disable Capture2 interrupt		
bit 2:	CA1IE : Capture1 Interrupt Enable bit 1 = Enable Capture1 interrupt 0 = Disable Capture1 interrupt		
bit 1:	TX1IE : USART1 Transmit Interrupt Enable bit 1 = Enable USART1 Transmit buffer empty interrupt 0 = Disable USART1 Transmit buffer empty interrupt		
bit 0:	RC1IE : USART1 Receive Interrupt Enable bit 1 = Enable USART1 Receive buffer full interrupt 0 = Disable USART1 Receive buffer full interrupt		

FIGURE 6-4: PIE2 REGISTER (ADDRESS: 11h, BANK 4)

R/W - 0		R/W - 0	U - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	
SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	R = Readable bit
bit7							bit0	W = Writable bit -n = Value at POR reset
bit 7:			Carial Dar		Frahla hit			-IT = Value at POR Teset
DIT 7:		nchronous		tinterrupt	Enable bit			
	1 = Enable SSP Interrupt 0 = Disable SSP Interrupt							
1.11.0			•					
bit 6:		us Collision						
		e Bus Collis e Bus Collis						
				•				
bit 5:		Module Int						
		e A/D Modu e A/D Modι						
				n (
bit 4:	Unimpler	nented: Re	ad as '0'					
bit 3:		apture4 Inte		ole bit				
	1 = Enable Capture4 Interrupt							
	0 = Disabl	e Capture4	Interrupt					
bit 2:	CA3IE: Ca	apture3 Inte	rrupt Enab	le bit				
		e Capture3						
	0 = Disabl	e Capture3	Interrupt					
bit 1:	TX2IE: US	SART2 Tran	smit Interru	upt Enable	bit			
	1 = Enable	e USART2 1	Fransmit Bu	uffer Empty	/ Interrupt			
	0 = Disabl	e USART2	Transmit B	uffer Empt	y Interrupt			
bit 0:	RC2IE: U	SART2 Rec	eive Interro	upt Enable	bit			
	1 = Enable	e USART2 I	Receive Bu	iffer Full In	terrupt			
	0 = Disabl	e USART2	Receive B	uffer Full Ir	nterrupt			

6.3 <u>Peripheral Interrupt Request</u> <u>Register1 (PIR1) and Register2 (PIR2)</u>

These registers contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

FIGURE 6-5: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

R/W - >	R/W-0 R/W-0 R/W-0 R/W-0 R-1 R-0					
RBIF	TMR3IF TMR2IF TMR1IF CA2IF CA1IF TX1IF RC1IF R = Readable bit					
bit7	bit0 W = Writable bit -n = Value at POR reset					
bit 7:	RBIF : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (software must end the mismatch condition) 0 = None of the PORTB inputs have changed					
bit 6:	TMR3IF: TMR3 Interrupt Flag bit <u>If Capture1 is enabled (CA1/PR3 = 1)</u> 1 = TMR3 overflowed 0 = TMR3 did not overflow					
	<u>If Capture1 is disabled (CA1/PR3 = 0)</u> 1 = TMR3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = TMR3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value					
bit 5:	TMR2IF : TMR2 Interrupt Flag bit 1 = TMR2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = TMR2 value has not rolled over to 0000h from equalling the period register (PR2) value					
bit 4:	TMR1IF : TMR1 Interrupt Flag bit <u>If TMR1 is in 8-bit mode (T16 = 0)</u> 1 = TMR1 value has rolled over to 0000h from equalling the period register (PR1) value 0 = TMR1 value has not rolled over to 0000h from equalling the period register (PR1) value					
	If Timer1 is in 16-bit mode (T16 = 1) 1 = TMR2:TMR1 value has rolled over to 0000h from equalling the period register (PR2:PR1) value 0 = TMR2:TMR1 value has not rolled over to 0000h from equalling the period register (PR2:PR1) value					
bit 3:	CA2IF : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin					
bit 2:	CA1IF : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin					
bit 1:	TX1IF : USART1 Transmit Interrupt Flag bit (State controlled by hardware) 1 = USART1 Transmit buffer is empty 0 = USART1 Transmit buffer is full					
bit 0:	RC1IF : USART1 Receive Interrupt Flag bit (State controlled by hardware) 1 = USART1 Receive buffer is full 0 = USART1 Receive buffer is empty					

FIGURE 6-6: PIR2 REGISTER (ADDRESS: 10h, BANK 4)

-	
R/W - (
bit7	bit0 W = Writable bit
0117	-n = Value at POR reset
bit 7:	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from the
	interrupt service routine. The conditions that will set this bit are: SPI
	A transmission/reception has taken place.
	I ² C Slave / Master
	A transmission/reception has taken place.
	l ² C Master
	The initiated start condition was completed by the SSP module.
	The initiated stop condition was completed by the SSP module. The initiated restart condition was completed by the SSP module.
	The initiated restart condition was completed by the SSP module.
	A start condition occurred while the SSP module was idle (Multimaster system).
	A stop condition occurred while the SSP module was idle (Multimaster system).
	0 = An SSP interrupt condition has NOT occurred.
bit 6:	BCLIF: Bus Collision Interrupt Flag bit
	1 = A bus collision has occurred in the SSP, when configured for I^2C master mode
	0 = No bus collision has occurred
bit 5:	ADIF: A/D Module Interrupt Flag bit
	1 = An A/D conversion is complete
	0 = An A/D conversion is not complete
bit 4:	Unimplemented: Read as '0'
bit 3:	CA4IF: Capture4 Interrupt Flag bit
	1 = Capture event occurred on RE3/CAP4 pin
	0 = Capture event did not occur on RE3/CAP4 pin
bit 2:	CA3IF: Capture3 Interrupt Flag bit
	1 = Capture event occurred on RG4/CAP3 pin 0 = Capture event did not occur on RG4/CAP3 pin
hi+ 1 -	
bit 1:	TX2IF :USART2 Transmit Interrupt Flag bit (State controlled by hardware) 1 = USART2 Transmit buffer is empty
	0 = USART2 Transmit buffer is full
bit 0:	RC2IF: USART2 Receive Interrupt Flag bit (State controlled by hardware)
DIL U.	1 = USART2 Receive Interrupt r lag bit (State controlled by hardware)
	0 = USART2 Receive buffer is empty

6.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction clears the GLINTD bit while forcing the Program Counter (PC) to the value loaded at the Top of Stack.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector. There are four interrupt vectors which help reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid continuous interrupts.

The PIC17C7XX devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 6-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 6-1: INTERRUPT VECTORS/PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

Ν	ote 1:	Individual interrupt flag bits are set regard-
		less of the status of their corresponding
		mask bit or the GLINTD bit.
N	ote 2.	Before disabling any of the INTSTA enable

Note 2: Before disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

6.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if the INTEDG bit (T0STA<7>) is set, or the falling edge, if the INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.6 <u>T0CKI Interrupt</u>

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.7 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR registers AND'ed with the corresponding enable bits in the PIE registers. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

6.8 Context Saving During Interrupts


During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software.

Example 6-2 shows the saving and restoring of information for an interrupt service routine. This is for a simple interrupt scheme, where only one interrupt may occur at a time (no interrupt nesting). The SFRs are stored in the non-banked GPR area.

Example 6-2 shows the saving and restoring of information for a more complex interrupt service routine. This is useful where nesting of interrupts is required. A maximum of 6 levels can be done by this example. The BSR is stored in the non-banked GPR area, while the other registers would be stored in a particular bank. Therefore 6 saves may be done with this routine (since there are 6 non-banked GPR registers). These routines require a dedicated indirect addressing register, FSR0 to be selected for this.

The PUSH and POP code segments could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved.





EXAMPLE 6-1: SAVING STATUS AND WREG IN RAM (SIMPLE)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. IINBANK1 EOU ; Address for 1st location to save 0x01A UNBANK2 ; Address for 2nd location to save EOU 0x01B UNBANK3 EQU 0x01C ; Address for 3rd location to save UNBANK4 EOU 0x01D ; Address for 4th location to save ; Address for 5th location to save UNBANK5 EOU 0x01E (Label Not used in program) ; UNBANK6 EOU 0x01F ; Address for 6th location to save (Label Not used in program) ; ; ; At Interrupt Vector Address . PUSH MOVFP ALUSTA, UNBANK1 ; Push ALUSTA value MOVFP BSR, UNBANK2 ; Push BSR value MOVFP WREG, UNBANK3 ; Push WREG value MOVFP PCLATH, UNBANK4 ; Push PCLATH value ; ; Interrupt Service Routine (ISR) code : ; POP MOVFP UNBANK4, PCLATH ; Restore PCLATH value MOVED UNBANK3, WREG ; Restore WREG value UNBANK2, BSR MOVEP ; Restore BSR value MOVFP UNBANK1, ALUSTA ; Restore ALUSTA value ; RETFIE ; Return from interrupt (enable interrupts)

EXAMPLE 6-2: SAVING STATUS AND WREG IN RAM (NESTED)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. ; This routine uses the FRSO, so it controls the FS1 and FSO bits in the ALUSTA register. Nobank FSR 0x40 EOU Bank FSR EOU 0x41 0x42 ALU Temp EOU 0x43 WREG TEMP EOU 0x01A ; 1st location to save BSR BSR S1 EOU BSR S2 EOU 0x01B ; 2nd location to save BSR (Label Not used in program) 0x01C BSR S3 ; 3rd location to save BSR (Label Not used in program) EOU 0x01D EQU ; 4th location to save BSR (Label Not used in program) BSR S4 EOU 0x01E BSR S5 ; 5th location to save BSR (Label Not used in program) BSR S6 EOU 0x01F ; 6th location to save BSR (Label Not used in program) INITIALIZATION CALL CLEAR_RAM ; Must Clear all Data RAM INIT POINTERS ; Must Initialize the pointers for POP and PUSH ; Set All banks to 0 CLRF BSR F CLRF ALUSTA, F ; FSR0 post increment BSE ALUSTA, FS1 ; Clear WREG CLRF WREG. F MOVLW BSR S1 ; Load FSR0 with 1st address to save BSR MOVWF FSR0 MOVWF Nobank FSR MOVIW 0x20 MOVWF Bank FSR : ; Your code . ; At Interrupt Vector Address • PUSH ALUSTA, FSO ; FSR0 has auto-increment, does not affect status bits BSF BCF ALUSTA, FS1 ; does not affect status bits MOVFP BSR, INDF0 ; No Status bits are affected ; Peripheral and Data RAM Bank 0 No Status bits are affected CLRF BSR, F MOVPF ALUSTA, ALU_Temp ; MOVPF FSR0, Nobank FSR ; Save the FSR for BSR values MOVPF WREG, WREG TEMP ; MOVFP Bank FSR, FSR0 ; Restore FSR value for other values MOVFP ALU_Temp, INDF0 ; Push ALUSTA value MOVFP WREG_TEMP, INDF0 ; Push WREG value MOVFP PCLATH, INDF0 ; Push PCLATH value MOVPF FSR0, Bank_FSR ; Restore FSR value for other values MOVFP Nobank_FSR, FSR0 ; ; : ; Interrupt Service Routine (ISR) code ; POP CLRF ALUSTA, F ; FSR0 has auto-decrement, does not affect status bits MOVFP Bank_FSR, FSR0 ; Restore FSR value for other values DECF FSR0, F ; MOVFP INDF0, PCLATH ; Pop PCLATH value MOVFP INDF0, WREG ; Pop WREG value ALUSTA, FS1 ; FSR0 does not change BSF MOVPF INDF0, ALU_Temp ; Pop ALUSTA value MOVPF FSR0, Bank_FSR ; Restore FSR value for other values DECF Nobank_FSR, F MOVFP Nobank FSR, FSR0 ; Save the FSR for BSR values MOVFP ALU_Temp, ALUSTA MOVFP INDF0, BSR ; No Status bits are affected ; RETFIE ; Return from interrupt (enable interrupts)

7.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C7XX; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

7.1 Program Memory Organization

PIC17C7XX devices have a 16-bit program counter capable of addressing a $64K \times 16$ program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 7-1).

7.1.1 PROGRAM MEMORY OPERATION

The PIC17C7XX can operate in one of four possible program memory configurations. The configuration is selected by configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The **microcontroller** and **protected microcontroller** modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The **extended microcontroller** mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The **microprocessor mode** only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 7-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 7-1: PROGRAM MEMORY MAP AND STACK





TABLE 7-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM		
Microprocessor	No Access	No Access		
Microcontroller	Access	Access		
Extended Microcontroller	Access	No Access		
Protected Microcontroller	Access	Access		

The PIC17C7XX can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 7-2: MEMORY MAP IN DIFFERENT MODES



7.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE<2:0> is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 7-4. The waveforms of address and data are shown in Figure 7-3. For complete timings, please refer to the electrical specification section.

FIGURE 7-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

	WAVE	FURINIS
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD -	—(X)	
<15:0>	Address out Data in	Address out Data out
ALE		
OE		/i
WR	7	
	Read cycle	Write cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 7-2 lists external memory speed requirements for a given PIC17C7XX device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C7XX device, as well as the desired memory device to ensure compatibility.


TABLE 7-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

PIC17C7XX Oscillator Frequency	Instruction Cycle Time (TcY)	EPROM Suffix
8 MHz	500 ns	-25
16 MHz	250 ns	-15
20 MHz	200 ns	-10
25 MHz	160 ns	-70
33 MHz	121 ns	(1)

Note 1: The access times for this requires the use of fast SRAMs.

The electrical specifications now include timing specifications for the memory interface with PIC17LCXXX devices. These specifications reflect the capability of the device by characterization. Please validate your design with these timings.





7.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, and the second is the Special Function Registers (SFR) area. The SFRs control and provide status of device operation.

Portions of data memory are banked, this occurs in both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM.

Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to the unbanked region, the BSR bits are ignored. Figure 7-5 shows the data memory map organization.

Instructions MOVPF and MOVPP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly (through file select registers FSR0 and FSR1) (Section 7.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 7.8.

7.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

All the PIC17C7XX devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

7.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 7-5). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

Bank 8 (1, 4)

DDRH

PORTH

DDRJ

PORTJ _

_

_

_

FIGURE 7-5: PIC17C7XX REGISTER FILE MAP

Addr	Unbanked							
00h	INDF0							
01h	FSR0							
02h	PCL							
03h	PCLATH							
04h	ALUSTA							
05h	TOSTA							
06h	CPUSTA							
07h	INTSTA							
08h	INDF1							
09h	FSR1							
0Ah	WREG							
0Bh	TMR0L							
0Ch	TMR0H							
0Dh	TBLPTRL							
0Eh	TBLPTRH							
0Fh	BSR							
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾	Bank 4 ⁽¹⁾	Bank 5 ⁽¹⁾	Bank 6 ⁽¹⁾	Bank 7 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL	PIR2	DDRF	SSPADD	PW3DCL
11h	DDRB	PORTC	TMR2	PW2DCL	PIE2	PORTF	SSPCON1	PW3DCH
12h	PORTB	DDRD	TMR3L	PW1DCH	—	DDRG	SSPCON2	CA3L
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCSTA2	PORTG	SSPSTAT	CA3H
14h	RCREG1	DDRE	PR1	CA2L	RCREG2	ADCON0	SSPBUF	CA4L
15h	TXSTA1	PORTE	PR2	CA2H	TXSTA2	ADCON1	—	CA4H
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXREG2	ADRESL	_	TCON3
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBRG2	ADRESH	—	—
	Unbanked							
18h	PRODL							
19h	PRODH							
1Ah	General							
	Purpose							
1Fh	RAM	(-)			1			
	Bank 0 ⁽²⁾	Bank 1 ⁽²⁾	Bank 2 ^(2, 3)	Bank 3 ^(2, 3)				
20h								
	General	General	General	General				
	Purpose	Purpose	Purpose	Purpose				
	RAM	RAM	RAM	RAM				
FFh								
Note '		ncations 10	h - 17h are ba	okad Tha low	or nibblo of	the RSR on	ocifics the he	ank Allunha

Note 1: SFR file locations 10h - 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.

3: RAM bank 3 is not implemented on the PIC17C752 and the PIC17C762. Reading any unimplemented register reads '0's.

4: Bank 8 is only implemented on the PIC17C76X devices.

TABLE 7-3:	SPECIAL FUNCTION REGISTERS
------------	----------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Unbank	ed										
00h	INDF0	Uses cont	ents of FS	R0 to addres	s data mem	ory (not a p	hysical regis	ter)			
01h	FSR0	Indirect da	ata memor	y address po	inter 0					xxxx xxxx	uuuu uuu
02h	PCL	Low order	8-bits of F	°C						0000 0000	0000 000
03h ⁽¹⁾	PCLATH	Holding re	egister for u	pper 8-bits o	of PC					0000 0000	uuuu uuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuu
05h	TOSTA	INTEDG	TOSE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	_	0000 000-	0000 000
06h ⁽²⁾	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qqu
07h	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 000
08h	INDF1	Uses cont	ents of FS	R1 to addres	s data mem	ory (not a p	hysical regis	ter)			
09h	FSR1	Indirect da	ata memor	y address po	inter 1					xxxx xxxx	นนนน นนนา
0Ah	WREG	Working r	egister							xxxx xxxx	นนนน นนนเ
0Bh	TMR0L	TMR0 reg	ister; low b	yte						xxxx xxxx	นนนน นนนเ
0Ch	TMR0H	TMR0 reg	ister; high	byte						xxxx xxxx	uuuu uuu
0Dh	TBLPTRL	Low byte	of program	memory tab	le pointer					0000 0000	0000 000
0Eh	TBLPTRH	High byte	of program	n memory tal	ole pointer					0000 0000	0000 0000
0Fh	BSR	Bank sele	ct register							0000 0000	0000 0000
Bank 0											
10h	PORTA (4,6)	RBPU	_	RA5/TX1/ CK1	RA4/RX1/ DT1	RA3/SDI/ SDA	RA2/SS/ SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
11h	DDRB	Data direc	ction registe	er for PORTE	3					1111 1111	1111 1111
12h	PORTB ⁽⁴⁾	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	xxxx xxxx	นนนน นนนเ
13h	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -001
14h	RCREG1	Serial por	t receive re	egister						xxxx xxxx	սսսս սսսս
15h	TXSTA1	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	000011
16h	TXREG1	Serial Por	t Transmit	Register (for	USART1)					xxxx xxxx	սսսս սսսս
17h	SPBRG1	Baud Rate	e Generato	r Register (fo	or USART1)					0000 0000	0000 0000
Bank 1											
10h	DDRC ⁽⁵⁾	Data direc	ction regist	er for PORT)					1111 1111	1111 1111
11h	PORTC (4, 5)	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	սսսս սսսս
12h	DDRD ⁽⁵⁾	Data direc	tion regist	er for PORT)					1111 1111	1111 1111
13h	PORTD (4, 5)	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuu
14h	DDRE (5)	Data direc	ction registe	er for PORTE						1111	1112
15h	PORTE (4, 5)	_	—	_	_	RE3/ CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuu
16h	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 001
17h	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 000

Legend: x = unknown, u = unchanged,- = unimplemented read as '0',q - value depends on condition. Shaded cells are unimplemented, read as '0'.

Note1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or extended microcontroller mode, the operation of this port does not rely on these registers.

6: On any device reset, these pins are configured as inputs.

TABLE 7-3: SPECIAL FUNCTION REGISTERS (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Bank 2											
10h	TMR1	Timer1's r	egister							xxxx xxxx	uuuu uuuu
11h	TMR2	Timer2's r	egister							xxxx xxxx	uuuu uuuu
12h	TMR3L	Timer3's r	egister; lov	v byte						xxxx xxxx	uuuu uuuu
13h	TMR3H	Timer3's r	egister; hig	h byte						xxxx xxxx	uuuu uuu
14h	PR1	Timer1's p	period regis	ster						хххх хххх	uuuu uuuu
15h	PR2	Timer2's p	period regis	ster						xxxx xxxx	นนนน นนนเ
16h	PR3L/CA1L	Timer3's p	period regis	ster - low byt	e/capture1 re	egister; low	byte			XXXX XXXX	นนนน นนนเ
17h	PR3H/CA1H	Timer3's p	period regis	ster - high by	rte/capture1	register; hig	h byte			xxxx xxxx	นนนน นนนเ
Bank 3					-						_
10h	PW1DCL	DC1	DC0		—		—	—	—	xx	uu
11h	PW2DCL	DC1	DC0	TM2PW2	—	—	—	—	-	xx0	uu0
12h	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	սսսս սսսս
13h	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
14h	CA2L	Capture2	,							XXXX XXXX	սսսս սսսս
15h	CA2H	Capture2	• •							XXXX XXXX	นนนน นนนเ
16h	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
Bank 4:											
10h	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
12h	Unimple- mented	—	—	-	—	_	—	—	-		
13h	RCSTA2	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -001
14h	RCREG2	Serial Por	t Receive F	Register for l	JSART2					xxxx xxxx	սսսս սսսս
15h	TXSTA2	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	000011
16h	TXREG2	Serial Por	t Transmit I	Register for	USART2					xxxx xxxx	uuuu uuuu
17h	SPBRG2	Baud Rate	e Generato	r for USART	2					0000 0000	0000 0000
Bank 5:		1									1
10h	DDRF	Data Dire	ction Regis	ter for PORT	ſF					1111 1111	1111 1111
11h	PORTF ⁽⁴⁾	RF7/	RF6/	RF5/	RF4/	RF3/	RF2/	RF1/	RF0/	0000 0000	0000 0000
		AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4		
12h	DDRG		ction Regis	ter for PORT	ſĠ					1111 1111	1111 1111
13h	PORTG ⁽⁴⁾	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0	RG2/ AN1	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
14h	ADCON0	CHS3	CHS2	CHS1	CHS0	—	GO/DONE	_	ADON	0000 -0-0	0000 -0-0
15h	ADCON1	ADCS1	ADCS0	ADFM	_	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 000
16h	ADRESL	A/D Resu	lt Register	low byte						xxxx xxxx	uuuu uuu
17h	ADRESH		lt Register	hiah byte						xxxx xxxx	uuuu uuu

Legend: x = unknown, u = unchanged,- = unimplemented read as '0',q - value depends on condition. Shaded cells are unimplemented, read as '0'.

Note1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR reset.

- 3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.
- 4: This is the value that will be in the port output latch.
- 5: When the device is configured for microprocessor or extended microcontroller mode, the operation of this port does not rely on these registers.
- 6: On any device reset, these pins are configured as inputs.

TABLE 7-3: SPECIAL FUNCTION REGISTERS (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
Bank 6:											
10h	SSPADD	SSP Add	ress registe	r in I ² C slave	e mode. SSF	baud rate r	eload regist	er in I ² C mas	ter mode.	0000 0000	0000 0000
11h	SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
14h	SSPBUF	Synchron	ous Serial I	Port Receive	Buffer/Trans	smit Registe	r			xxxx xxxx	uuuu uuuu
15h	Unimple- mented	-	—	—	_	—	—	_	-		
16h	Unimple- mented	-	—	_	_	_	_	_	-		
17h	Unimple- mented	_	—	_	_	—	_	_	_		
Bank 7:											
10h	PW3DCL	DC1	DC0	TM2PW3	-	-	-	-	-	xx0	uu0
11h	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
12h	CA3L	Capture3	low byte							xxxx xxxx	uuuu uuuu
13h	САЗН	Capture3	high byte							xxxx xxxx	uuuu uuuu
14h	CA4L	Capture4	low byte							xxxx xxxx	uuuu uuuu
15h	CA4H	Capture4	high byte							xxxx xxxx	uuuu uuuu
16h	TCON3	_	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
17h	Unimple- mented	-	—	—	—	—	_	_	-		
Bank 8: ⁽³⁾)										
10h ⁽³⁾	DDRH	Data dire	ction registe	er for PORTH	4					1111 1111	1111 1111
11h ⁽³⁾	PORTH ⁽⁴⁾	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	XXXX XXXX	uuuu uuuu
12h ⁽³⁾	DDRJ	Data dire	ction registe	er for PORT.	J					1111 1111	1111 1111
13h ⁽³⁾	PORTJ ⁽⁴⁾	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
14h ⁽³⁾	Unimple- mented	-	—	_	-	-	_	-	-		
15h ⁽³⁾	Unimple- mented	-	—	—	—	—	—	—	-		
16h ⁽³⁾	Unimple- mented	-	—	—	—	—	—	—	-		
17h ⁽³⁾	Unimple- mented	-	_	—	_	—	_	_	-		
Unbanked	1										
18h	PRODL				Hardware M					xxxx xxxx	uuuu uuuu
19h	PRODH	High Byte	e of 16-bit P	roduct (8 x 8	B Hardware N	/lultiply)				XXXX XXXX	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0',q - value depends on condition. Shaded cells are unimplemented, read as '0'.

Note1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.

2: The TO and PD status bits in CPUSTA are not affected by a MCLR reset.

3: Bank 8 and associated registers are only implemented on the PIC17C76X devices.

4: This is the value that will be in the port output latch.

5: When the device is configured for microprocessor or extended microcontroller mode, the operation of this port does not rely on these registers.

6: On any device reset, these pins are configured as inputs.

7.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC, C, or OV bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, the CLRF ALUSTA, F instruction will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bits. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note 1:	The C and	d DC bits	operate	as a	borrow				
	and digit borrow bit, respectively, in sub-								
	traction.	See the	SUBLW	and	SUBWF				
	instructions for examples.								

Note 2: The overflow bit will be set if the 2's complement result exceeds +127 or is less than -128.

The Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or the given file register. For two operand instructions, one of the operands is the WREG register and the other is either a file register or an 8-bit immediate constant.

FIGURE 7-6:	ALUSTA REGISTER ((ADDRESS: 04h,	UNBANKED)
-------------	-------------------	----------------	-----------

FS3	<u> </u>	<u>R/W - 1 R/W - x</u> FS0 OV	<u>R/W - x</u>		R/W - x	R = Readable bit	
bit7					bit0	W = Writable bit -n = Value at POR reset (x = unknown)	
bit 7-6:	 7-6: FS3:FS2: FSR1 Mode Select bits 00 = Post auto-decrement FSR1 value 01 = Post auto-increment FSR1 value 1x = FSR1 value does not change 						
bit 5-4:	bit 5-4: FS1:FS0 : FSR0 Mode Select bits 00 = Post auto-decrement FSR0 value 01 = Post auto-increment FSR0 value 1x = FSR0 value does not change						
bit 3:	 3: OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state. 1 = Overflow occurred for signed arithmetic, (in this arithmetic operation) 0 = No overflow occurred 						
bit 2:	Z : Zero bit 1 = The result of an at 0 = The results of an a						
bit 1:	DC : Digit carry/borrow For ADDWF and ADDLW 1 = A carry-out from th 0 = No carry-out from Note: For borrow the p	instructions. he 4th low order b the 4th low order	bit of the re		ed		
bit 0:	C: carry/borrow bit For ADDWF and ADDLW of the second operand			traction is		by adding the two's complement	

7.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register has a bit that is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) registers. The CPUSTA register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

The $\overrightarrow{\text{POR}}$ bit allows the differentiation between a Power-on Reset, external $\overrightarrow{\text{MCLR}}$ reset, or a WDT Reset. The $\overrightarrow{\text{BOR}}$ bit indicates if a Brown-out Reset occurred.

Note 1: The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (when the BODEN bit in the Configuration word is programmed).

FIGURE 7-7: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U - 0	U-0 R-1 R/W-1 R-1 R-1 R/W-0 R/W-1
	STKAV GLINTD TO PD POR BOR R = Readable bit
bit7	bit0 W = Writable bit U = Unimplemented bit, Read as '0' - n = Value at POR reset
bit 7-6:	Unimplemented: Read as '0'
bit 5:	 STKAV: Stack Available bit This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow). 1 = Stack is available 0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)
bit 4:	 GLINTD: Global Interrupt Disable bit This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt. 1 = Disable all interrupts 0 = Enables all un-masked interrupts
bit 3:	TO: WDT Time-out Status bit 1 = After power-up or by a CLRWDT instruction 0 = A Watchdog Timer time-out occurred
bit 2:	PD : Power-down Status bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1:	POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set by software)
bit 0:	BOR: Brown-out Reset Status bit When BODEN configuration bit is set (enabled): 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set by software) When BODEN configuration bit is clear (disabled): Don't care

7.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RA0/INT interrupt flag. The other bits configure Timer0, it's prescaler and clock source.

FIGURE 7-8: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	
INTED		TOCS	TOPS3	T0PS2	T0PS1	TOPSO	_	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
bit 7:	This bit sele 1 = Rising e	ects the e edge of R	Pin Interrupt edge upon w A0/INT pin A0/INT pin	hich the in generates i	terrupt is d interrupt	etected.		
bit 6:	This bit set When TOCS 1 = Rising e 0 = Falling e	ects the $ects$ the $ects$ the $ects$ $S = 0$ (E) edge of R edge of R	nal Clock Ing edge upon w kternal Clock A1/T0CKI p A1/T0CKI p hternal Clock	hich TMR(<u>د)</u> in increme in increme) will increr nts TMR0 a	and/or sets		
bit 5:	This bit sele 1 = Internal	ects the c instruction	Source Sel clock source on clock cyc put on the T	for Timer0 le (TCY)	l.			
bit 4-1:			er0 Prescale e prescale v					
	T0PS3:T0	PS0	Prescale Val	ue				
	0000 0001 0010 0101 0100 0101 0110 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256					
bit 0:	Unimplem	ented: Ro	ead as '0'					

7.3 Stack Operation

PIC17C7XX devices have a 16 x 16-bit hardware stack (Figure 7-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC (Program Counter) is "PUSHed" onto the stack when a CALL or LCALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack will not overflow. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- Note 1: There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.


After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

7.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 7-9 shows the operation of indirect addressing. This depicts the moving of the value to the data memory address specified by the value of the FSR register.

Example 7-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 7-9: INDIRECT ADDRESSING



7.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C7XX has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- · INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR.

A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

EXAMPLE 7-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	;	FSR0 = 20h
	BCF	ALUSTA, FS1	;	Increment FSR
	BSF	ALUSTA, FSO	;	after access
	BCF	ALUSTA, C	;	C = 0
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0, F	;	Addr(FSR) = 0
	CPFSEQ	FSR0	;	FSR0 = END_RAM+1?
	GOTO	LP	;	NO, clear next
	:		;	YES, All RAM is
	:		;	cleared

7.5 <u>Table Pointer (TBLPTRL and</u> TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

7.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

7.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by a GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 7-10 and Figure 7-11 show the operation of the program counter for various situations.

FIGURE 7-10: PROGRAM COUNTER OPERATION





FIGURE 7-11: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 7-10, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged.
 PCLATH → PCH
 Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) Write instructions on PCL: Any instruction that writes to PCL. 8-bit data \rightarrow data bus \rightarrow PCL PCLATH \rightarrow PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL.
 - Read: $PCL \rightarrow data \ bus \rightarrow ALU$
 - $\begin{array}{ll} \mbox{Write:} & \mbox{8-bit result} \rightarrow \mbox{data bus} \rightarrow \mbox{PCL} \\ & \mbox{PCLATH} \rightarrow \mbox{PCH} \end{array}$
- e) RETURN instruction: Stack<MRU> \rightarrow PC<15:0>

Using Figure 7-11, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

CALL, GOTO instructions: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC<12:0>

 $PC<15:13> \rightarrow PCLATH<7:5>$ Opcode<12:8> $\rightarrow PCLATH<4:0>$

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g. ${\tt BSF}$ PCL).

7.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 7-12). In the PIC17C7XX devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction has been included in the instruction set. The need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.




FIGURE 7-12: BSR OPERATION


8.0 TABLE READS AND TABLE WRITES

The PIC17C7XX has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in microprocessor or extended microcontroller mode.

Figure 8-1 through Figure 8-4 show the operation of these four instructions. The steps show the sequence of operation.







FIGURE 8-2: TABLWT INSTRUCTION OPERATION









FIGURE 8-4: TABLED INSTRUCTION OPERATION



8.1 Table Writes to Internal Memory

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
 - Note 1: Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.
 - **Note 2:** If the VPP requirement is not met, the table write is a 2 cycle write and the program memory is unchanged.

8.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the T0CKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- Note 1: If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the T0CKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- Note 2: If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

The GLINTD bit determines whether the program will branch to the interrupt vector when the long write is terminated. If GLINTD is clear, the program will vector, if GLINTD is set, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0,	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
TOCKI	0	1	0	None
	1	0	x	None
	1	1	1	Terminate long table write, do not branch to interrupt vec- tor (flag is automatically cleared).
Peripheral	0	1	1	Terminate long table write, branch to interrupt vector.
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag remains set).

TABLE 8-1: INTERRUPT - TABLE WRITE INTERACTION

8.2 Table Writes to External Memory

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.


Note: If an interrupt is pending or occurs during the TABLWT, the two cycle table write completes. The RA0/INT, TMR0, or T0CKI interrupt flag is automatically cleared or the pending peripheral interrupt is acknowledged. 8.2.2 TABLE WRITE CODE


The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented (for the next write). In Example 8-1, the TBLPTR register is not automatically incremented.

EXAMPLE 8-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATL
		;	and write to
		;	program memory
		;	(Ext. SRAM)

FIGURE 8-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)





8.3 <u>Table Reads</u>

The table read allows the program memory to be read. This allows constants to be stored in the program memory space, and retrieved into data memory when needed. Example 8-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR, and then increments the TBLPTR value. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

EXAMPLE 8-2: TABLE READ

MOVLW	HIGH (TBL_ADDR) ; Load the Table
MOVWF	TBLPTRH ; address
MOVLW	LOW (TBL_ADDR) ;
MOVWF	TBLPTRL ;
TABLRD	0, 1, DUMMY ; Dummy read,
	; Updates TABLATH
	; Increments TBLPTR
TLRD	1, INDF0 ; Read HI byte
	; of TABLATH
TABLRD	0, 1, INDF0 ; Read LO byte
	; of TABLATL and
	; Update TABLATH
	; Increment TBLPTR





FIGURE 8-7: TABLED TIMING






8.4 <u>Operation with External Memory</u> Interface

When the table reads/writes are accessing external memory (via the external system interface bus), the table latch for the table reads is different from the table latch for the table writes (see Figure 8-9).

This means that you cannot do a TABLRD instruction, and use the values that were loaded into the table latches for a TABLWT instruction. Any table write sequence should use both the TLWT and then the TABLWT instructions.

FIGURE 8-9: ACCESSING EXTERNAL MEMORY WITH TABLED AND TABLWT INSTRUCTIONS



PIC17C7XX

NOTES:

9.0 HARDWARE MULTIPLIER

All PIC17C7XX devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 9-1 shows a performance comparison between PIC17CXXX devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

Example 9-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	Cycles	Time			
Routine	Routine Multiply Method Men (Wo		(Max)	@ 33 MHz	@ 16 MHz	@ 8 MHz	
8 x 8 unsigned	Without hardware multiply	13	69	8.364 μs	17.25 μs	34.50 μs	
	Hardware multiply	1	1	0.121 μs	0.25 μs	0.50 μs	
8 x 8 signed	Without hardware multiply	—	_	—	—	_	
	Hardware multiply	6	6	0.727 μs	1.50 μs	3.0 μs	
16 x 16 unsigned	Without hardware multiply	21	242	29.333 µs	60.50 μs	121.0 μs	
	Hardware multiply	24	24	2.91 μs	6.0 μs	12.0 μs	
16 x 16 signed	Without hardware multiply	52	254	30.788 μs	63.50 μs	127.0 μs	
	Hardware multiply	36	36	4.36 μs	9.0 μs	18.0 μs	

TABLE 9-1: PERFORMANCE COMPARISON

PIC17C7XX

Example 9-3 shows the sequence to do a 16×16 unsigned multiply. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0 =

=

ARG1H:ARG1L • ARG2H:ARG2L

+

 $(ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^8) +$

 $(\text{ARG1L} \bullet \text{ARG2H} \bullet 2^8)$

 $(\text{ARG1L} \bullet \text{ARG2L})$

EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES1	;	
	MOVPF	PRODL, RESO	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES3	;	
	MOVPF	PRODL, RES2	;	
;				
	MOVFP	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH: PRODL
	MOVFP	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH: PRODL
		PRODL, WREG		
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F		
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	

Example 9-4 shows the sequence to do an 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 9-2:	16 x 16 SIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L
- $= (ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2L \bullet 2^{8}) + (ARG1L \bullet ARG2H \bullet 2^{8}) + (-1 \bullet ARG2H < -7 > \bullet ARG1H:ARG1L \bullet 2^{16}) + (-1 \bullet ARG1H < -7 > \bullet ARG2H:ARG2L \bullet 2^{16}) + (-1 \bullet ARG1H < -7 > \bullet ARG2H:ARG2L \bullet 2^{16})$

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

				-
	MOVFP	ARG1L, WREG		
			;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVPF	PRODH, RES1		
		PRODL, RESO		
;				
	MOVFP	ARG1H, WREG		
	MULWF			ARG1H * ARG2H ->
			;	PRODH: PRODL
	MOVPF	PRODH, RES3		
		PRODL, RES2		
;				
	MOVFP	ARG1L, WREG		
				ARG1L * ARG2H ->
			;	
	MOVFP	PRODL, WREG		
		RES1, F		Add cross
		PRODH, WREG		
			;	1
	CLRF	WREG, F	;	
			;	
;				
	MOVFP	ARG1H, WREG	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
				PRODH: PRODL
	MOVFP	PRODL, WREG		
				Add cross
				products
	ADDWFC		;	F
	CLRF		;	
			;	
;				
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?
	GOTO			no, check ARG1
		ARG1L, WREG		
	SUBWF	RES2	;	
		ARG1H, WREG	;	
		RES3		
;				
	GN_ARG1			
		ARG1H, 7	;	ARG1H:ARG1L neg?
	GOTO	CONT CODE	;	ARG1H:ARG1L neg? no, done
	MOVFP	ARG2L, WREG		
		RES2	;	
	MOVFP	ARG2H, WREG	;	
		RES3		
;				
	NT_CODE			
	:			

PIC17C7XX

NOTES:

10.0 I/O PORTS

PIC17C75X devices have seven I/O ports, PORTA through PORTG. PIC17C76X devices have nine I/O ports, PORTA through PORTJ. PORTB through PORTJ have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA, PORTB, PORTE<3>, PORTF, PORTG and the upper four bits of PORTH are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture modules
- PWM modules
- USART/SCI modules
- SSP Module
- A/D Module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- SSP module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bits configured appropriately.

Note:	A pin that is a peripheral input, can be con-					
	figured as an output (DDRx <y> is cleared).</y>					
	The peripheral events will be determined					
	by the action output on the port pin.					

When the device enters the "reset state" the Data Direction registers (DDR) are forced set which will make the I/O hi-impendance inputs. The reset state of some peripheral modules may force the I/O to other operations, such as analog inputs or the system bus.

10.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR). Upon a device reset, the PORTA pins are forced to be high impedance inputs. For the RA4 and RA5 pins the peripheral module controls the output. When a device reset occurs, the peripheral module is disabled, so these pins are force to be high impedance inputs.

Reading PORTA reads the status of the pins.

The RA0 pin is multiplexed with the external interrupt, INT. The RA1 pin is multiplexed with TMR0 clock input, RA2 and RA3 are multiplexed with the SSP functions, and RA4 and RA5 are multiplexed with the USART1 functions. The control of RA2, RA3, RA4 and RA5 as outputs are automatically configured by their multiplexed peripheral module.

10.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 and/or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to the RA2 and RA3 pins will not affect the other PORTA pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions					
	(such as BCF, BSF, BTG) on PORTA are not					
	recommended.					
	Such operations read the port pins, do the					
	desired operation, and then write this value					
	to the data latch. This may inadvertently					
	cause the RA2 or RA3 pins to switch from					
	input to output (or vice-versa).					
	To avoid this possibility use a shadow reg-					
	ister for PORTA. Do the bit operations on					
	this shadow register and then move it to					
	PORTA.					

Example 10-1 shows an instruction sequence to initialize PORTA. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-1: INITIALIZING PORTA

```
MOVLB
      0
              ; Select Bank 0
MOVLW
      0xF3
             ;
             ; Initialize PORTA
MOVWF
      PORTA
                RA<3:2> are output low
              ;
                RA<5:4> and RA<1:0>
                are inputs
              ;
                (outputs floating)
              :
```

FIGURE 10-1: RA0 AND RA1 BLOCK DIAGRAM





FIGURE 10-2: RA2 BLOCK DIAGRAM



(Q2)




TABLE 10-1: PORTA FUNCTIONS

Function Name Bit0 **Buffer Type** RA0/INT bit0 ST Input or external interrupt input. RA1/T0CKI ST Input or clock input to the TMR0 timer/counter, and/or an external interrupt bit1 input. Input/Output or slave select input for the SPI or clock input for the I²C bus. RA2/SS/SCL bit2 ST Output is open drain type. RA3/SDI/SDA ST bit3 Input/Output or data input for the SPI or data for the I²C bus. Output is open drain type. RA4/RX1/DT1 bit4 ST Input or USART1 Asynchronous Receive or USART1 Synchronous Data. RA5/TX1/CK1 bit5 ST Input or USART1 Asynchronous Transmit or USART1 Synchronous Clock. RBPU bit7 Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input.

TABLE 10-2: **REGISTERS/BITS ASSOCIATED WITH PORTA**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 0	PORTA ⁽¹⁾	RBPU	_	RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	RA2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	_	0000 000-	0000 000-
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u

x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA. Legend:

On any device reset, these pins are configured as inputs. Note 1

10.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to PORTB will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.

PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB0 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB0) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB7:RB0 are OR'ed together to set the PORTB Interrupt Flag bit, RBIF (PIR1<7>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt by:

- a) Read-Write PORTB (such as; MOVPF PORTB, PORTB). This will end mismatch condition.
- b) Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a keypad and make it possible for wake-up on key-depression. For an example, refer to Application Note AN552, "Implementing Wake-up on Keystroke."

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operations.

Note: On a device reset, the RBIF bit is indeterminate since the value in the latch may be different than the pin.





FIGURE 10-5: BLOCK DIAGRAM OF RB5:RB4 AND RB1:RB0 PORT PINS

Example 10-2 shows an instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.


EXAMPLE 10-2: INITIALIZING PORTB

MOVLB	0	; Select Bank 0
	0	
CLRF	PORTB, F	; Init PORTB by clearing
		; output data latches
MOVLW	0xCF	; Value used to initialize
		; data direction
MOVWF	DDRB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs


FIGURE 10-6: BLOCK DIAGRAM OF RB3:RB2 PORT PINS











Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the Capture1 input pin. Software programmable weak pull-up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the Capture2 input pin. Software programmable weak pull-up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software pro- grammable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6/SCK	bit6	ST	Input/Output or the master/slave clock for the SPI. Software programmable weak pull-up and interrupt on change features.
RB7/SDO	bit7	ST	Input/Output or data output for the SPI. Software programmable weak pull-up and interrupt on change features.

TABLE 10-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger input.

TABLE 10-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
12h, Bank 0	PORTB	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	XXXX XXXX	uuuu uuuu
11h, Bank 0	DDRB	Data direc	ction registe	er for PORTE	3					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU		RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	RA2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx 11xx	0-uu 11uu
06h, Unbanked	CPUSTA	_		STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition. Shaded cells are not used by PORTB.

10.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to PORTC will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Specifications section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-3 shows an instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-3: INITIALIZING PORTC

MOVLE	31	;	Select Bank 1
CLRF	PORTC,	F;	Initialize PORTC data
		;	latches before setting
		;	the data direction reg
MOVLW	V 0xCF	;	Value used to initialize
		;	data direction
MOVWE	7 DDRC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> as inputs




FIGURE 10-9: BLOCK DIAGRAM OF RC7:RC0 PORT PINS

TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data dire	Pata direction register for PORTC								1111 1111

Legend: x = unknown, u = unchanged.

10.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRD register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to PORTD will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Specifications section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-4 shows an instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-4: INITIALIZING PORTD

MOVLB	1		; Select Bank 1
CLRF	PORTD,	F	; Initialize PORTD data
			; latches before setting
			; the data direction reg
MOVLW	0xCF		; Value used to initialize
			; data direction
MOVWF	DDRD		; Set RD<3:0> as inputs
			; RD<5:4> as outputs
			; RD<7:6> as inputs

FIGURE 10-10: BLOCK DIAGRAM OF RD7:RD0 PORT PINS (IN I/O PORT MODE)




TABLE 10-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 10-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	XXXX XXXX	uuuu uuuu
12h, Bank 1	DDRD	Data dire	Data direction register for PORTD								1111 1111

Legend: x = unknown, u = unchanged.

10.5 PORTE and DDRE Register

PORTE is a 4-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to PORTE will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (WR). The control signals \overline{OE} and WR are active low signals. The timing for the system bus is shown in the Electrical Specifications section.

Note: Three pins of this port are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. The other pin is a general purpose I/O or Capture4 pin. In the two other microcontroller modes, RE2:RE0 are general purpose I/O pins. Example 10-5 shows an instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-5: INITIALIZING PORTE

M	OVLB	1		;	Select Bank 1
Cl	LRF	PORTE,	F	;	Initialize PORTE data
				;	latches before setting
				;	the data direction
				;	register
M	OVLW	0x03		;	Value used to initialize
				;	data direction
M	OVWF	DDRE		;	Set RE<1:0> as inputs
				;	RE<3:2> as outputs
				;	RE<7:4> are always
				;	read as '0'

FIGURE 10-11: BLOCK DIAGRAM OF RE2:RE0 (IN I/O PORT MODE)




FIGURE 10-12: BLOCK DIAGRAM OF RE3/CAP4 PORT PIN




TABLE 10-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function						
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.						
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.						
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.						
RE3/CAP4	bit3	ST	Input/Output or Capture4 input pin						

Legend: TTL = TTL input. ST = Schmitt Trigger input

TABLE 10-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
15h, Bank 1	PORTE	—	—	—	—	RE3/CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuuu
14h, Bank 1	DDRE	Data direc	tion registe	or for PORTE						1111	1111
14h, Bank 7	CA4L	Capture4	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	Capture4 high byte								uuuu uuuu
16h, Bank 7	TCON3	—	- CA4OVF CA3OVF CA4ED1 CA4ED0 CA3ED1 CA3ED0 PWM3ON								-000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

10.6 PORTF and DDRF Registers

PORTF is an 8-bit wide bi-directional port. The corresponding data direction register is DDRF. A '1' in DDRF configures the corresponding port pin as an input. A '0' in the DDRF register configures the corresponding port pin as an output. Reading PORTF reads the status of the pins, whereas writing to PORTF will write to the respective port latch.

All eight bits of PORTF are multiplexed with 8 channels of the 10-bit A/D converter.

Upon reset the entire Port is automatically configured as analog inputs, and must be configured in software to be a digital I/O.

Example 10-6 shows an instruction sequence to initialize PORTF. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-6: INITIALIZING PORTF

MOVLB	5		;	Select Bank 5
MOVLW	0x0E		;	Configure PORTF as
MOVPF	ADCON1		;	Digital
CLRF	PORTF,	F	;	Initialize PORTF data
			;	latches before
			;	the data direction
			;	register
MOVLW	0x03		;	Value used to init
			;	data direction
MOVWF	DDRF		;	Set RF<1:0> as inputs
			;	RF<7:2> as outputs




FIGURE 10-13: BLOCK DIAGRAM OF RF7:RF0

TABLE 10-11: PORTF FUNCTIONS

Name	Bit	Buffer Type	Function	
RF0/AN4	bit0	ST	Input/Output or analog input 4	
RF1/AN5	bit1	ST	Input/Output or analog input 5	
RF2/AN6	bit2	ST	Input/Output or analog input 6	
RF3/AN7	bit3	ST	Input/Output or analog input 7	
RF4/AN8	bit4	ST	Input/Output or analog input 8	
RF5/AN9	bit5	ST	Input/Output or analog input 9	
RF6/AN10	bit6	ST	Input/Output or analog input 10	
RF7/AN11	bit7	ST	Input/Output or analog input 11	

Legend: ST = Schmitt Trigger input.

TABLE 10-12: REGISTERS/BITS ASSOCIATED WITH PORTF

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 5	DDRF	Data Dir	ection Reo		1111 1111	1111 1111					
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTF.

10.7 PORTG and DDRG Registers

PORTG is an 8-bit wide bi-directional port. The corresponding data direction register is DDRG. A '1' in DDRG configures the corresponding port pin as an input. A '0' in the DDRG register configures the corresponding port pin as an output. Reading PORTG reads the status of the pins, whereas writing to PORTG will write to the port latch.

The lower four bits of PORTG are multiplexed with four channels of the 10-bit A/D converter.

The remaining bits of PORTG are multiplexed with peripheral output and inputs. RG4 is multiplexed with the CAP3 input, RG5 is multiplexed with the PWM3 output, RG6 and RG7 are multiplexed with the USART2 functions.

Upon reset RG3:RG0 is automatically configured as analog inputs, and must be configured in software to be a digital I/O.

Example 10-7 shows the instruction sequence to initialize PORTG. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

EXAMPLE 10-7: INITIALIZING PORTG

MOVLB	5		;	Select Bank 5
MOVLW	0x0E		;	Configure PORTG as
MOVPF	ADCON1		;	digital
CLRF	PORTG,	F	;	Initialize PORTG data
			;	latches before
			;	the data direction
			;	register
MOVLW	0x03		;	Value used to init
			;	data direction
MOVWF	DDRG		;	Set RG<1:0> as inputs
			;	RG<7:2> as outputs




FIGURE 10-14: BLOCK DIAGRAM OF RG3:RG0

FIGURE 10-15: RG4 BLOCK DIAGRAM




FIGURE 10-16: RG7:RG5 BLOCK DIAGRAM




TABLE 10-13: PORTG FUNCTIONS

Name	Bit	Buffer Type	Function					
RG0/AN3	bit0	ST	Input/Output or analog input 3.					
RG1/AN2	bit1	ST	Input/Output or analog input 2.					
RG2/AN1/VREF-	bit2	ST	Input/Output or analog input 1 or the ground reference voltage					
RG3/AN0/VREF+	bit3	ST	Input/Output or analog input 0 or the positive reference voltage					
RG4/CAP3	bit4	ST	Input/Output or the Capture3 input pin.					
RG5/PWM3	bit5	ST	Input/Output or the PWM3 output pin.					
RG6/RX2/DT2	bit6	ST	Input/Output or the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data.					
RG7/TX2/CK2	bit7	ST	Input/Output or the USART2 (SCI) Asynchronous Transmit or USART2 (SCI) Synchronous Clock.					

Legend: ST = Schmitt Trigger input.

TABLE 10-14: REGISTERS/BITS ASSOCIATED WITH PORTG

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
12h, Bank 5	DDRG	Data Dire	ction Regis	ster for POR	TG					1111 1111	1111 1111
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0	RG2/ AN1	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTG.

10.8 <u>PORTH and DDRH Registers</u> (PIC17C76X only)

PORTH is an 8-bit wide bi-directional port. The corresponding data direction register is DDRH. A '1' in DDRH configures the corresponding port pin as an input. A '0' in the DDRH register configures the corresponding port pin as an output. Reading PORTH reads the status of the pins, whereas writing to PORTH will write to the respective port latch.

The upper four bits of PORTH are multiplexed with 4 channels of the 10-bit A/D converter.

The remaining bits of PORTH are general purpose I/O.

Upon reset RH7:RH4 is automatically configured as analog inputs, and must be configured in software to be a digital I/O.

EXAMPLE 10-8: INITIALIZING PORTH

MOVLB	8		;	Select Bank 8
MOVLW	0x0E		;	Configure PORTH as
MOVPF	ADCON1		;	digital
CLRF	PORTH,	F	;	Initialize PORTH data
			;	latches before
			;	the data direction
			;	register
MOVLW	0x03		;	Value used to init
			;	data direction
MOVWF	DDRH		;	Set RH<1:0> as inputs
			;	RH<7:2> as outputs






Figure 10-18:RH3:RH0 Block Diagram




TABLE 10-1: PORTH FUNCTIONS

Name	Bit	Buffer Type	Function
RH0	bit0	ST	Input/Output
RH1	bit1	ST	Input/Output
RH2	bit2	ST	Input/Output
RH3	bit3	ST	Input/Output
RH4/AN12	bit4	ST	Input/Output or analog input 12
RH5/AN13	bit5	ST	Input/Output or analog input 13
RH6/AN14	bit6	ST	Input/Output or analog input 14
RH7/AN15	bit7	ST	Input/Output or analog input 15

Legend: ST = Schmitt Trigger input.

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH PORTH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
10h, Bank 8	DDRH	Data Dire	ection Reg	gister for P	ORTH					1111 1111	1111 1111
11h, Bank 8	PORTH	RH7/ AN15	RH6/ AN14	RH5/ AN13	RH4/ AN12	RH3	RH2	RH1	RH0	0000 xxxx	0000 uuuu
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000

Legend: x = unknown, u = unchanged.

10.9 <u>PORTJ and DDRJ Registers</u> (PIC17C76X only)

PORTJ is an 8-bit wide bi-directional port. The corresponding data direction register is DDRJ. A '1' in DDRJ configures the corresponding port pin as an input. A '0' in the DDRJ register configures the corresponding port pin as an output. Reading PORTJ reads the status of the pins, whereas writing to PORTJ will write to the respective port latch.

PORTJ is a general purpose I/O port.

EXAMPLE 10-1: INITIALIZING PORTJ

MOVLB	8	; Select Bank 8
CLRF	PORTJ, F	; Initialize PORTJ data
		; latches before setting
		; the data direction
		; register
MOVLW	0xCF	; Value used to initialize
		; data direction
MOVWF	DDRJ	; Set RJ<3:0> as inputs
		; RJ<5:4> as outputs
		; RJ<7:6> as inputs




Figure 10-19:PORTJ Block Diagram

TABLE 10-1: PORTJ FUNCTIONS

Name	Bit	Buffer Type	Function
RJ0	bit0	ST	Input/Output
RJ1	bit1	ST	Input/Output
RJ2	bit2	ST	Input/Output
RJ3	bit3	ST	Input/Output
RJ4	bit4	ST	Input/Output
RJ5	bit5	ST	Input/Output
RJ6	bit6	ST	Input/Output
RJ7	bit7	ST	Input/Output

Legend: ST = Schmitt Trigger input.

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH PORTJ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on, POR, BOR	MCLR, WDT
DDRJ	Data D	Data Direction Register for PORTJ 1111 1111								
PORTJ	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx xxxx	uuuu uuuu
	DDRJ	DDRJ Data D	DDRJ Data Direction	DDRJ Data Direction Register	DDRJ Data Direction Register for POF	DDRJ Data Direction Register for PORTJ	DDRJ Data Direction Register for PORTJ	DDRJ Data Direction Register for PORTJ	DDRJ Data Direction Register for PORTJ	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 POR, BOR DDRJ Data Direction Register for PORTJ I111 1111

Legend: x = unknown, u = unchanged.

10.10 I/O Programming Considerations

10.10.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stavs in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF, BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 10-1 shows the possible effect of two sequential read-modify-write instructions on an I/O port

EXAMPLE 10-1: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT

<pre>; Initial PORT setting; ; ; PORTB<7:6> have pull; ; not connected to oth</pre>	PORTB<3:0> Outputs l-ups and are
; ; ;	PORT latch PORT pins
; BCF PORTB, 7 ; BCF PORTB, 6 ;	
BCF DDRB, 7 ; BCF DDRB, 6 ; ;	
; pin values to be 00	may have expected the pp pppp. The 2nd BCF tched as the pin value

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

10.10.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 10-20). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

Figure 10-21 shows the I/O model which causes this situation. As the effective capacitance (C) becomes larger, the rise/fall time of the I/O pin increases. As the device frequency increases or the effective capacitance increases, the possibility of this subsequent PORTx read-modify-write instruction issue increases. This effective capacitance includes the effects of the board traces.

The best way to address this is to add an series resistor at the I/O pin. This resistor allows the I/O pin to get to the desired level before the next instruction.

The use of NOP instructions between the subsequent PORTx read-modify-write instructions, is a lower cost solution, but has the issue that the number of NOP instructions is dependent on the effective capacitance C and the frequency of the device.

FIGURE 10-20: SUCCESSIVE I/O OPERATION





FIGURE 10-21: I/O CONNECTION ISSUES



11.0 OVERVIEW OF TIMER RESOURCES

The PIC17C7XX has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, four input Captures and three Pulse Width Modulation (PWM) outputs are possible. The PWMs use the Timer1 and Timer2 resources and the input Captures use the Timer3 resource.

11.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

When Timer0 uses an external clock source, it has the flexibility to allow user selection of the incrementing edge, rising or falling.

The Timer0 module also has a programmable prescaler. The TOPS3:TOPS0 bits (TOSTA<4:1>) determine the prescale value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher than the device's frequency. The maximum external frequency, on the T0CKI pin, is 50 MHz, given the high and low time requirements of the clock.

11.2 <u>Timer1 Overview</u>

The Timer1 module is an 8-bit timer/counter with an 8-bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated with TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled.

11.3 <u>Timer2 Overview</u>

The Timer2 module is an 8-bit timer/counter with an 8-bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also provide the clock for the Timer1 module.

TMR2 can be concatenated with TMR1 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled.

11.4 Timer3 Overview

The Timer3 module is a 16-bit timer/counter with a 16-bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the four capture mode, the period registers become the second (of four) 16-bit capture registers.

11.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. TImer1 and Timer2 are the time-bases for the three Pulse Width Modulation (PWM) outputs, while Timer3 is the time-base for the four input captures.


PIC17C7XX

NOTES:

12.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is register TMR0H and the low byte is register TMR0L. A software programmable 8-bit prescaler makes Timer0 an effective 24-bit overflow timer. The clock source is software programmable as either the internal instruction clock or an external clock on the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 12-1).

FIGURE 12-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)



12.1 Timer0 Operation

When the T0CS (T0STA<5>) bit is set, TMR0 increments on the internal clock. When T0CS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be selected in software. When the T0SE (T0STA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When T0SE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

12.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 12-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section.

12.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 12-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ±4Tosc (±121 ns @ 33 MHz).




FIGURE 12-2: TIMER0 MODULE BLOCK DIAGRAM

12.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

12.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 12-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

EXAMPLE 12-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR0L		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return
1			

12.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H second in two consecutive instructions, as shown in Example 12-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

EXAMPLE 12-2: 16-BIT WRITE

BSF	CPUSTA, GLINTD ; Disable interrupts
MOVFP	RAM_L, TMROL ;
MOVFP	RAM_H, TMROH ;
BCF	CPUSTA, GLINTD ; Done, enable
	; interrupts
1	

12.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler selection is fully under software control; i.e., it can be changed "on the fly" during program execution. Clearing the prescaler is recommended before changing its setting. The value of the prescaler is "unknown," and assigning a value that is less than the present value makes it difficult to take this unknown time into account.




FIGURE 12-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE






TABLE 12-1: REGISTERS/BITS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	—	0000 000-	0000 000-
06h, Unbanked	CPUSTA	—		STKAV	GLINTD	TO	PD	POR	BOR	11 llqq	11 qquu
07h, Unbanked	INTSTA	PEIF	PEIF TOCKIF TOIF INTE PEIE TOCKIE TOIE INTE							0000 0000	0000 0000
0Bh, Unbanked	TMR0L	TMR0 reg	TMR0 register; low byte xxxx xxxx uuuu uuu							uuuu uuuu	
0Ch, Unbanked	TMR0H	TMR0 reg	MR0 register; high byte xxxx xxxx uuuu uuuu								

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition, Shaded cells are not used by Timer0.

13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C7XX has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time-base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H: PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (Fosc/4) or from an external signal on the RB5/TCLK3 pin. Timer3 is the time-base for all of the 16-bit captures. Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2, and Figure 13-3 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3, and Capture4.

Table 13-1 shows the Timer resource requirements for these time-base functions. Each timer is an open resource so that multiple functions may operate with it.

TABLE 13-1: TIME-BASE FUNCTION / RESOURCE REQUIREMENTS

Time-base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

FIGURE 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

CA2ED ² bit7	CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS bit0	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 3:	T16 : Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers	
bit 2:	TMR3CS : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	TMR1CS : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

FIGURE 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R-0	
	F CA1OVF PWM2ON PWM1ON CA1/PR3 TMR3ON TMR2ON TMR1ON R = Readable bit
bit7	bit0 vi = viritable bit -n = Value at POR reset
bit 7:	CA2OVF: Capture2 Overflow Status bit
	This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register
bit 6:	CA10VF : Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA1H:PR3L/CA1L) before the next capture event occurred. The capture register retains the old- est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	 PWM2ON: PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	PWM10N : PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	CA1/PR3: CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON : Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3
bit 1:	TMR2ON : Timer2 On bit This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit TMR2:TMR1 0 = Stops 16-bit TMR2:TMR1
	When T16 is clear (in 8-bit Timer Mode) 1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1

FIGURE 13-3: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

<u>U-0</u>	R - 0 R - 0 R/W - 0 R/W - 0 R/W - 0 R/W - 0 CA4OVF CA3OVF CA4ED1 CA4ED0 CA3ED1 CA3ED0 PWM3ON R = Readable bit
bit7	bit0 W = Writable bit U = Unimplemented bit, Reads as '0' -n = Value at POR reset
bit 7:	Unimplemented: Read as '0'
bit 6:	CA40VF : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4 before the next capture event occurred. The capture register retains the oldest unread capture value (la capture before overflow). Subsequent capture events will not update the capture register with the TMF value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers
bit 5:	CA3OVF: Capture3 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA3H:CA3 before the next capture event occurred. The capture register retains the oldest unread capture value (la capture before overflow). Subsequent capture events will not update the capture register with the TMF value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture3 registers 0 = No overflow occurred on Capture3 registers
bit 4-3:	CA4ED1:CA4ED0: Capture4 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 2-1:	CA3ED1:CA3ED0: Capture3 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 0:	PWM3ON : PWM3 On bit 1 = PWM3 is enabled (The RG5/PWM3 pin ignores the state of the DDRG<5> bit) 0 = PWM3 is disabled (The RG5/PWM3 pin uses the state of the DDRG<5> bit for data direction)

13.1 Timer1 and Timer2

13.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock (TCY) or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the counters will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled/disabled by setting/clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be set (PEIE = '1') and global interrupt must be enabled (GLINTD = '0').

The timers can be turned on and off under software control. When the timer on control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

13.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 AND TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the counter will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.




FIGURE 13-4: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the 16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).


T16	TMR2ON	TMR10N	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode

TABLE 13-2: TURNING ON 16-BIT TIM

13.1.2.1 EXTERNAL CLOCK INPUT FOR TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

FIGURE 13-5: TMR2 AND TMR1 IN 16-BIT TIMER/COUNTER MODE



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	_	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
10h, Bank 2	TMR1	Timer1's r	egister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2's r	egister							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	POR	BOR	11 llqq	11 qquu
14h, Bank 2	PR1	Timer1 period register								xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						хххх хххх	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	—	_	_	_	xx0	uu0
10h, Bank 7	PW3DCL	DC1	DC0	TM2PW3	—	—	—	—	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
11h, Bank 7	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

	TABLE 13-3:	SUMMARY OF TIMER1, TIMER2 AND TIMER3 REGISTERS
--	-------------	--

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition, shaded cells are not used by Timer1 or Timer2.

13.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TIMER1 AND TIMER2

Three high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 and PWM3 may independently be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1, RB3/PWM2, and RG5/PWM3 pins.


Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 32.2 kHz (@ 32 MHz clock) and at 8-bit resolution the PWM output frequency is 128.9 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 13-6 shows a simplified block diagram of a PWM module.

The duty cycle registers are double buffered for glitch free operation. Figure 13-7 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin and the PWM3ON (TCON3<0>) bit controls the configuration of the RG5/PWM3 pin.

FIGURE 13-6: SIMPLIFIED PWM BLOCK DIAGRAM






FIGURE 13-7: PWM OUTPUT (NOT BUFFERED)

13.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the time-base. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1, and when TM2PW2 is set, the time-base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time-base is determined by TMR1 and PR1, and when TM2PW3 is set, the time-base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 cannot be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of $PWM1 = [(PR1) + 1] \times 4TOSC$

period of PWM2 = $[(PR1) + 1] \times 4TOSC$ or $[(PR2) + 1] \times 4TOSC$

period of PWM3 = $[(PR1) + 1] \times 4TOSC$ or $[(PR2) + 1] \times 4TOSC$

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM) given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle =(DCx) x TOSC

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note: For PW1DCH, PW1DCL, PW2DCH, PW2DCL, PW3DCH and PW3DCL registers, a write operation writes to the "master latches" while a read operation reads the "slave latches". As a result, the user may not read back what was just written to the duty cycle registers (until transfered to slave latch).

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4: PWM FREQUENCY vs. RESOLUTION AT 33 MHz

PWM	Frequency (kHz)							
Frequency	32.2	64.5	90.66	128.9	515.6			
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F			
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit			
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit			

13.1.3.2 PWM INTERRUPTS

The PWM modules makes use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

13.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as 1Tcy (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be ± 1 Tcy, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLK12 input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

13.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, as shown in Table 13-4 (standard resolution mode).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	_	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
10h, Bank 2	TMR1	Timer1's register								xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2's register								xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	-		STKAV	GLINTD	TO	PD	POR	BOR	11 llqq	11 qquu
14h, Bank 2	PR1	Timer1 period register							xxxx xxxx	uuuu uuuu	
15h, Bank 2	PR2	Timer2 period register							xxxx xxxx	uuuu uuuu	
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	—	—	—	—	_	xx0	uu0
10h, Bank 7	PW3DCL	DC1	DC0	TM2PW3	—	_	—	—	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
11h, Bank 7	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

TABLE 13-5: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions,

shaded cells are not used by PWM Module.

13.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/ $\overline{PR3}$ bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- · Four capture register mode

The PIC17C7XX has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:


- A rising edge
- A falling edge
- Every 4th rising edge
- Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-8 and Figure 13-9 show the block diagrams for the two modes of operation.

13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-8. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

FIGURE 13-8: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



This mode (3 Capture, 1 Period) is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h on the next timer clock.

All other Captures are active in this mode.

13.2.1.1 CAPTURE OPERATION

The CAxED1 and CAxED0 bits determine the event on which capture will occur. The possible events are:

- · Capture on every falling edge
- · Capture on every rising edge
- Capture every 4th rising edge
- · Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CAxIF bit. This interrupt can be enabled by setting the corresponding mask bit CAxIE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CAxIF interrupt flag bit is cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset.

The capture pin, CAPx, is a multiplexed pin. When used as a port pin, the capture is not disabled. However, the user can simply disable the Capture interrupt by clearing CAXIE. If the CAPx pin is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt. The input on the capture pin CAPx is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).

The capture overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture register (CAxH:CAxL) and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAxOVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 13-1.

13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/ $\overline{PR3}$. A block diagram is shown in Figure 13-9. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.


Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

Edge Select, Prescaler Select

> CA4ED1: CA4ED0 (TCON3<4:3>)

2

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.



Capture4 Enable

CA4H

CA4L

Set CA4IF (PIR2<3>)

FIGURE 13-9: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM

RE3/CAP4

13.2.3 READING THE CAPTURE REGISTERS

The Capture overflow status flag bits are double buffered. The master bit is set if one captured word is already residing in the Capture register and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAxOVF. An example of an instruction sequence to read capture registers and capture overflow flag bits is shown in Example 13-1. Depending on the capture source, different registers will need to be read.

EXAMPLE 13-1: SEQUENCE TO READ CAPTURE REGISTERS

MOVLB 3	; Select Bank 3
MOVPF CA2L, LO_BYTE	; Read Capture2 low byte, store in LO_BYTE
MOVPF CA2H, HI_BYTE	; Read Capture2 high byte, store in HI_BYTE
MOVPF TCON2, STAT_VAL	; Read TCON2 into file STAT_VAL

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	_	CA40VF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
12h, Bank 2	TMR3L	Holding re	gister for th	e low byte of	the 16-bit TI	VR3 registe	ər			xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	Holding re	gister for th	e high byte o	of the 16-bit T	MR3 regist	ter			xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	POR	BOR	11 11qq	11 qquu
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	э			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod registe	r, high byte/c	apture1 regi	ster, high b	yte			xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	ow byte							хххх хххх	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							хххх хххх	uuuu uuuu
12h, Bank 7	CA3L	Capture3	ow byte							хххх хххх	uuuu uuuu
13h, Bank 7	CA3H	Capture3	high byte							xxxx xxxx	uuuu uuuu
14h, Bank 7	CA4L	Capture4	ow byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	high byte							xxxx xxxx	uuuu uuuu

TABLE 13-6: REGISTERS ASSOCIATED WITH CAPTURE

 $\label{eq:legend: Legend: Legend: u = unknown, u = unknowed, - = unimplemented read as '0', q - value depends on condition,$

shaded cells are not used by Capture.

13.2.4 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 13-10 shows the timing diagram when operating from an external clock.

13.2.5 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 13-2 may be used. For reading the 16-bit TMR3, Example 13-3 may be used. Interrupts must be disabled during this routine.

EXAMPLE 13-2: WRITING TO TMR3

BSF CPU	STA, GLINTD ;	Disable interrupts
MOVFP RAM	LL, TMR3L ;	
MOVFP RAM	LH, TMR3H ;	
BCF CPU	STA, GLINTD ;	Done, enable interrupts

EXAMPLE 13-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;	read low TMR3
MOVPF	TMR3H,	TMPHI	;	read high TMR3
MOVFP	TMPLO,	WREG	;	tmplo -> wreg
CPFSLT	TMR3L		;	TMR3L < wreg?
RETURN			;	no then return
MOVPF	TMR3L,	TMPLO	;	read low TMR3
MOVPF	TMR3H,	TMPHI	;	read high TMR3
RETURN			;	return

FIGURE 13-10: TIMER1, TIMER2, AND TIMER3 OPERATION (IN COUNTER MODE)

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	4,Q1 Q2 Q3 Q4
TCLK12 or TCLK3	↓ ↓ 			↓ ↓	↓ ↓	↓ ↓ ↓
TMR1, TMR2, or TMR3	34h	X 35h	A8h	<u>x</u>	A9h	<u> 00h</u>
PR1, PR2, or PR3H:PR3L	'A9h'			1 1 1	1 1 1	'A9h'
WR_TMR	- - -)			
RD_TMR	- - - - -	1 1 1			- - - -	
TMRxIF						
Instruction {	 	MOVWF TMRx Write to TMRx	MOVFP TMRx,W Read TMRx	MOVFP TMRx,W Read TMRx		
	$2:\downarrow$ ind	K12 is sample dicates a samp latency from T	oling point.		ent is betwee	en 2Tosc and 6Tosc.




FIGURE 13-11: TIMER1, TIMER2, AND TIMER3 OPERATION (IN TIMER MODE)

PIC17C7XX

NOTES:

14.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULES

Each USART module is a serial I/O module. There are two USART modules that are available on the PIC17C7XX. They are specified as USART1 and USART2. The description of the operation of these modules is generic in regard to the register names and pin names used. Table 14-1 shows the generic names that are used in the description of operation and the actual names for both USART1 and USART2. Since the control bits in each register have the same function, their names are the same (there is no need to differentiate).

The Transmit Status And Control Register (TXSTA) is shown in Figure 14-1, while the Receive Status And Control Register (RCSTA) is shown in Figure 14-2.

TABLE 14-1: USART MODULE GENERIC NAMES

Generic name	USART1 name	USART2 name								
	Registers									
RCSTA	RCSTA1	RCSTA2								
TXSTA	TXSTA1	TXSTA2								
SPBRG	SPBRG1	SPBRG2								
RCREG	RCREG1	RCREG2								
TXREG	TXREG1	TXREG2								
li li	Interrupt Control Bits									
RCIE	RC1IE	RC2IE								
RCIF	RC1IF	RC2IF								
TXIE	TX1IE	TX2IE								
TXIF	TX1IF	TX2IF								
	Pins									
RX/DT	RA4/RX1/DT1	RG6/RX2/DT2								
TX/CK	RA5/TX1/CK1	RG7/TX2/CK2								

FIGURE 14-1: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	U - 0	R - 1	R/W - x						
CSRC	TX9	TXEN	SYNC	_		TRMT	TX9D	R = Readable bit					
bit7							bit0	W = Writable bit -n = Value at POR reset (x = unknown)					
bit 7:	Synchron 1 = Maste	ous mode r Mode (C mode (Cla nous mod	lock gene	rated inter	mally from I urce)	BRG)							
bit 6:	1 = Select	TX9 : 9-bit Transmit Select bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission											
bit 5:	0 = Transr	nit enable nit disable	d	in SYNC	mode								
bit 4:	(Synchror	nous/Asyn Ironous m											
bit 3-2:	Unimpler	nented: R	ead as '0'										
bit 1:	TRMT : Tra 1 = TSR ε 0 = TSR f	empty	ft Register	· (TSR) Er	npty bit								
bit 0:	TX9D : 9th	bit of tran	omit doto	(aan ha u				<i>c</i> , , , , , , , , , , , , , , , , , , ,					

PIC17C7XX

The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure the I/O pins as the Serial Communication Interface (USART).


The USART module will control the direction of the RX/DT and TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC


FIGURE 14-2: RCSTA1 REGISTER (ADDRESS: 13h, BANK 0) RCSTA2 REGISTER (ADDRESS: 13h, BANK 4)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	R - 0	R - 0	R - x					
SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	R = Readable bit				
bit7							bit 0	W = Writable bit -n = Value at POR reset (x = unknown)				
bit 7:	SPEN: Se 1 = Config 0 = Serial	jures TX/C	K and RX	DT pins	as serial po	rt pins						
bit 6:	RX9 : 9-bit Receive Select bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception											
bit 5:	This bit er <u>Synchron</u> 1 = Enable 0 = Disable	nables the ous mode e reception le reception s bit is igno nous mode	: n n pred in syn	of a singl	e byte. Afte slave rece	Ū	the byte, t	this bit is automatically cleared.				
bit 4:	This bit er <u>Asynchron</u> 1 = Enable 0 = Disable <u>Synchron</u> 1 = Enable	nables the nous mode e continuo les continu ous mode es continu	<u>e:</u> lus receptio lous recep <u>:</u>	s reception on tion	on of serial CREN is cle		EN override	es SREN)				
bit 3:	Unimpler	nented: R	ead as '0'									
bit 2:	FERR: Fra 1 = Framir 0 = No fra	ng error (L	Jpdated by	reading	RCREG)							
bit 1:	OERR : Ov 1 = Overru 0 = No ove	un (Cleare	d by cleari	ng CREN	l)							
bit 0:	RX9D : 9th	h bit of rec	eive data (can be th	e software	calculated	parity bit)					

FIGURE 14-3: USART TRANSMIT







14.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 14-2 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 14-2: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 14-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 14-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

9600 = 16000000 /(64 (X + 1))

```
X \quad = \quad 25.042 \rightarrow 25
```

Calculated Baud Rate=16000000 / (64 (25 + 1))

```
= 9615
```

Error = (Calculated Baud Rate - Desired Baud Rate) Desired Baud Rate

- = (9615 9600) / 9600
- = 0.16%

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
-	13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
ART	15h, Bank 0	TXSTA1	CSRC	TX9	TX9 TXEN SYNC TRMT TX9	TX9D	00001x	00001u				
US,	17h, Bank 0	SPBRG1	Baud rate	e generato	r register						0000 0000	0000 0000
.2	13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
USART2	15h, Bank 4	n, Bank 4 TXSTA2		TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	0000lu
S	17h, Bank 4	SPBRG2	Baud rate	Baud rate generator register								0000 0000

TABLE 14-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator.

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

14.1.1 EFFECTS OF RESET

After any device reset the SPBRG register is cleared. The SPBRG register will need to be loaded with the desired value after each reset.

PIC17C7XX

BAUD	Fosc = 33 MHz		SPBRG value	FOSC = 25 MHz		SPBRG value	FOSC = 2	0 MHz	SPBRG value	FOSC = 16 MHz		SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_	NA	_	_
1.2	NA	—	—	NA	—	—	NA	—	_	NA	_	—
2.4	NA	_	-	NA	_	_	NA	_	_	NA	-	_
9.6	NA	_	_	NA	-	_	NA	_	-	NA	-	_
19.2	NA	_	_	NA	-	_	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	_	0	6250	_	0	5000	_	0	4000	-	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	FOSC = 10 M	Hz	SPBRG	Fosc = 7.159	MHz	SPBRG	FOSC = 5.068	3 MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	_	255	6.991	_	255	4.950	_	255
BAUD RATE	Fosc = 3.579		SPBRG value	Fosc = 1 MH		SPBRG value	Fosc = 32.76		SPBRG value
RATE (K)	KBAUD	MHz %ERROR	value (decimal)	KBAUD	z %ERROR		KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD NA		value	KBAUD NA	%ERROR	value (decimal)	KBAUD 0.303	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2	KBAUD NA NA		value (decimal)	KBAUD NA 1.202	%ERROR 	value (decimal) — 207	KBAUD 0.303 1.170	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4	KBAUD NA NA NA	%ERROR 	value (decimal) — — —	KBAUD NA 1.202 2.404	%ERROR — +0.16 +0.16	value (decimal) 207 103	KBAUD 0.303 1.170 NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6	KBAUD NA NA 9.622	%ERROR — — — +0.23	value (decimal) — — — 92	KBAUD NA 1.202 2.404 9.615	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA 9.622 19.04	%ERROR — — +0.23 -0.83	value (decimal) — — 92 46	KBAUD NA 1.202 2.404 9.615 19.24	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA 9.622 19.04 74.57	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA 9.622 19.04 74.57 99.43	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300 500	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3 NA	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) 	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) 207 103 25 12 2 - - - -	KBAUD 0.303 1.170 NA NA NA NA NA NA	%ERROR +1.14	value (decimal) 26 6
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26

BAUD RATE	Fosc = 3	3 MHz	SPBRG value	FOSC = 2	FOSC = 25 MHz		FOSC = 20 MHz		SPBRG value	FOSC = 16 MHz		SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	-	NA	-	-
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	—	-
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	—	-
500	515.62	+3.13	0	NA	—	—	NA	—	—	NA	—	-
HIGH	515.62	_	0	—	_	0	312.5	_	0	250	_	0
LOW	2.014	_	255	1.53	_	255	1.221	_	255	0.977	_	255

TABLE 14-5: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE	Fosc = 10 MH	łz	SPBRG value	Fosc = 7.159	9 MHz	SPBRG value	Fosc = 5.068	3 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	—	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	—
300	NA	_	_	NA	_	_	NA	_	—
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	_	255	0.437	_	255	0.309	_	255
	Fosc = 3.579 MHz SPBRG								
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	z	SPBRG	Fosc = 32.76	8 kHz	SPBRG
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	lz %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	68 kHz %ERROR	SPBRG value (decimal)
RATE			SPBRG value			value			value
RATE (K)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD 0.301	%ERROR +0.23	SPBRG value (decimal) 185	KBAUD 0.300	%ERROR +0.16	value (decimal) 51	KBAUD 0.256	%ERROR	value (decimal)
RATE (K) 0.3 1.2	KBAUD 0.301 1.190	%ERROR +0.23 -0.83	SPBRG value (decimal) 185 46	KBAUD 0.300 1.202	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4	KBAUD 0.301 1.190 2.432	%ERROR +0.23 -0.83 +1.32	SPBRG value (decimal) 185 46 22	KBAUD 0.300 1.202 2.232	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6	KBAUD 0.301 1.190 2.432 9.322	%ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD 0.301 1.190 2.432 9.322 18.64	%ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD 0.301 1.190 2.432 9.322 18.64 NA	%ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA	%ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA	%ERROR +0.23 -0.83 +1.32 -2.90	SPBRG value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA NA	%ERROR	value (decimal)

14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following components:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver

14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG. the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission is enabled bv settina the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Load data to the TXREG register.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.




FIGURE 14-5: ASYNCHRONOUS MASTER TRANSMISSION

FIGURE 14-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 14-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	Serial port	transmit re	egister (US	SART1)					xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register (U	SART1)					0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	Serial port	transmit re	egister (US	SART2)					xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register (U	SART2)					0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

14.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 14-4. The data comes in the RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit, RCIF. is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set. transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.





FIGURE 14-7: RX PIN SAMPLING SCHEME





Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data. Therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

14.2.3 SAMPLING


The data on the RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 14-7).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register						0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

FIGURE 14-9: ASYNCHRONOUS RECEPTION

14.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

14.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 14-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cvcle). TXREG is empty and the TXIF bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG. TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 14-11). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected. since BRG is kept in RESET when the TXEN. CREN. and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RX/DT and TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the RX/DT pin reverts to a hi-impedance state (for a recep-

tion). The TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is sit lis set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	-	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register						0000 0000	0000 0000

TABLE 14-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

FIGURE 14-10: SYNCHRONOUS TRANSMISSION





FIGURE 14-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



14.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR is set, transfers from RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 14.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic so that it will be in the proper state when receive is re-enabled.




FIGURE 14-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register						0000 0000	0000 0000

TABLE 14-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

14.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

14.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 6. Start transmission by loading data to TXREG.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note:	To terminate a transmission, either clear											
	the SPEN bit, or the TXEN bit. This will											
	reset the transmit logic, so that it will be in											
	the proper state when transmit is											
	re-enabled.											

14.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 0	SPBRG1	Baud rate	generator	register						0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register						0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave transmission.

TABLE 14-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT			
16h, Bank1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010			
17h, Bank1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000			
13h, Bank0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u			
14h, Bank0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu			
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	-	TRMT	TX9D	00001x	00001u			
17h, Bank 0	SPBRG1	Baud rate	generator	register						0000 0000	0000 0000			
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010			
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000			
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u			
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu			
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u			
17h, Bank 4	SPBRG2	Baud rate	generator	register	17h, Bank 4 SPBRG2 Baud rate generator register									

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave reception.

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

Figure 15-1 shows a block diagram for the SPI mode, while Figure 15-2, and Figure 15-3 shows the block diagrams for the two different I²C modes of operation.




FIGURE 15-1: SPI MODE BLOCK DIAGRAM

FIGURE 15-2: I²C SLAVE MODE BLOCK DIAGRAM




FIGURE 15-3: I²C MASTER MODE BLOCK DIAGRAM




FIGURE 15-4: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 13h, BANK 6)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R = Readable bit	
bit7 bit 7:	SMP: Sa	ample bit					bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset	
	1 = Input			of data out dle of data o					
	<u>SPI Slav</u> SMP mu		red when S	PI is used in	slave mode				
	1= Slew	rate contro			speed mode ed mode (400		d 1 MHz)		
bit 6:	$\frac{CKP = 0}{1 = Data}$ $0 = Data$ $\frac{CKP = 1}{1 = Data}$	transmitte transmitte transmitte	ed on rising ed on falling ed on falling	Figure 15-9 edge of SC edge of SC edge of SC edge of SC	ĸ	, and Figure	15-12)		
bit 5:	D/A : Data/Address bit (I ² C mode only) 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address								
bit 4:	 P: Stop bit (l²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared) 1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET) 0 = Stop bit was not detected last 								
bit 3:	1 = Indic	le only. Th ates that a		is been dete	e MSSP mod ected last (this			cleared)	
bit 2:	This bit h the next $\ln l^2 C sla$ 1 = Read 0 = Write $\ln l^2 C ma$ 1 = Trans 0 = Trans	nolds the F start bit, s <u>ave mode:</u> d a <u>ster mode</u> smit is in p smit is not	R/W bit infor top bit, or n <u>e:</u> rogress in progress	ot ACK bit.	wing the last a			only valid from the address match t is in IDLE mode.	
bit 1:	 UA: Update Address (10-bit I²C mode only) 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated 								
bit 0:	BF: Buffe	er Full Stat	tus bit	·					
	1 = Rece	eive compl	² <u>C modes)</u> ete, SSPBL mplete, SS	IF is full PBUF is em	pty				
	1 = Data		n progress		clude the \overline{AC}				

FIGURE 15-5: SSPCON1: SYNC SERIAL PORT CONTROL REGISTER1 (ADDRESS 11h, BANK 6)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	Master Mod			r was attem	nted while t	he I2C con	ditions were r	pot valid for a
	transmi 0 = No colli <u>Slave Mode</u> 1 = The SS	ssion to be sion <u>a:</u> PBUF regis be cleared ir	started ter is writter					
bit 6:	SSPOV: Re	ceive Overf	low Indicate	or bit				
	in SSP only tra	byte is recei SR is lost. C ansmitting dand transmiss	Overflow ca ata, to avoid	n only occu d setting ove	r in slave m erflow. In ma	ode. In slav aster mode	e mode the u the overflow l	data. In case of overflow, the dat ser must read the SSPBUF, even bit is not set since each new recep e cleared in software).
		s received w Must be cle			ster is still h	olding the p	revious byte.	SSPOV is a "don't care" in transm
oit 5:		nchronous s des, when e			st be proper	ly configure	ed as input or	output.
			0	,			ne source of t	he serial port pins
							the source o	f the serial port pins
	Note: In	SPI mode,	these pins	must be pro	perly config	gured as inp	out or output.	
bit 4:	In SPI mod 1 = Idle stat	Polarity Se <u>e</u> te for clock i te for clock i	s a high lev					
	$\frac{\ln l^2 C \text{ slave}}{\text{SCK releas}}$ $1 = \text{Enable}$ $0 = \text{Holds c}$	e control	ock stretch)	(Used to er	nsure data s	setup time)		
	<u>In I²C mast</u> Unused in t							
bit 3-0:	0001 = SP 0010 = SP 0011 = SP 0100 = SP 0101 = SP 0110 = I ² C 0111 = I ² C	master mo master mo master mo slave mode slave mode slave mode slave mode master mo	de, clock = de, clock = de, clock = de, clock = S e, clock = S e, clock = S e, clock = S e, 7-bit addr e, 10-bit addr	Fosc/4 Fosc/16 Fosc/64 TMR2 outp CK pin. SS CK pin. SS ess dress	ut/2 pin control pin control	enabled. disabled. Si	S can be use	d as I/O pin
	1x11 = Res 1x1x = Res							

5

FIGURE 15-6: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
GCEN		ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	R = Readable bit
bit7		1			1	<u> </u>	bit0	W = Writable bit U = Unimplemented bit, Read as '0' - n = Value at POR reset
bit 7:	GCEN : Gene 1 = Enable in 0 = General o	terrupt wher	n a general			received in	n the SSPS	jR.
bit 6:	ACKSTAT: A In master tran 1 = Acknowle 0 = Acknowle	nsmit mode: dge was no	t received fr	om slave	ster mode o	nly)		
bit 5:	ACKDT: Ackr In master rec Value that wil 1 = Not Ackn 0 = Acknowle	<u>eive mode:</u> I be transmi owledge					sequence a	at the end of a receive.
bit 4:	ware. 0 = Acknowle	<u>eive mode:</u> knowledge dge sequen	sequence of ce idle	n SDA and	SCL pins, a	and transmi	t AKDT dat	a bit. Automatically cleared by hard
	writt	en (or writes	to the SSF	BUF are di	sabled).	nay not be s	set (no spo	oling), and the SSPBUF may not be
bit 3:	RCEN: Recei 1 = Enables I 0 = Receive i	Receive mod		aster mode	only).			
		e I ² C module en (or writes			,	nay not be s	set (no spo	oling), and the SSPBUF may not be
bit 2:	PEN: Stop Co		ble bit (In l	² C master	mode only			
	SCK release 1 = Initiate St 0 = Stop cond	op conditior	on SDA an	d SCL pins	. Automatic	ally cleared	l by hardwa	are.
		e I ² C module en (or writes				nay not be s	set (no spo	oling), and the SSPBUF may not be
bit 1:	RSEN: Repeat 1 = Initiate Re 0 = Repeated	epeated Sta	rt condition					by hardware.
		e I ² C module en (or writes				nay not be s	set (no spo	oling), and the SSPBUF may not be
bit 0:	SEN: Start Cor 1 = Initiate St 0 = Start con	art conditior				ally cleared	d by hardwa	are.
		e I ² C module en (or writes			,	nay not be s	set (no spo	oling), and the SSPBUF may not be

15.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- · Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:


- Slave Select (SS)
- 15.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON1 register (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase
 (middle or end of data output time)
- Clock edge
 (output data on rising/folling of
- (output data on rising/falling edge of SCK)Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

Figure 15-7 shows the block diagram of the MSSP module when in SPI mode.

FIGURE 15-7: MSSP BLOCK DIAGRAM



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a BUFfer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF (PIR2<7>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON1<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSP-BUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

	MOVLB	6		;	Bank 6
LOOP	BTFSS	SSPSTAT	, BF	;	Has data been
				;	received
				;	(transmit
				;	complete)?
	GOTO	LOOP		;	No
	MOVPF	SSPBUF,	RXDATA	;	Save in user RAM
	MOVFP	TXDATA,	SSPBUF	;	New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

15.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the DDR register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have DDRB<7> cleared
- SCK (Master mode) must have DDRB<6> cleared
- SCK (Slave mode) must have DDRB<6> set
- SS must have PORTA<2> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (DDR) register to the opposite value.

15.1.3 TYPICAL CONNECTION

Figure 15-8 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 15-8: SPI MASTER/SLAVE CONNECTION

15.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-8) is to broad-cast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming bit CKP (SSPCON1<4>). This then would give waveforms for SPI communication as shown in Figure 15-9, Figure 15-11, and Figure 15-12 where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 33 MHz) of 8.25 MHz.

Figure 15-9 shows the waveforms for master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 15-9: SPI MODE WAVEFORM (MASTER MODE)

15.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR2<7>) is set.

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is received the device will wake-up from sleep.

15.1.6 SLAVE SELECT SYNCHRONIZATION

The SS pin allows a synchronous slave mode. The SPI must be in slave mode with SS pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The RA2 Data Latch must be high. When the SS pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.

Note:	When the SPI is in Slave Mode with \overline{SS} pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \overline{SS} pin is set to VDD.
Note:	If the SPI is used in Slave Mode with $CKE = '1'$, then the \overline{SS} pin control must be

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

enabled

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.




FIGURE 15-11: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 15-12: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



PIC17C7XX

15.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/receive data.

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

15.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
07h, Unbanked	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
14h, Bank 6	SSPBUF	Synchro	Synchronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu
11h, Bank 6	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
13h, Bank 6	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 15-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode.

15.2 MSSP I²C Operation

The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Appendix E: gives an overview of the I²C bus specification.

Refer to Application Note AN578, "Use of the SSP Module in the I²C Multi-Master Environment."

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 kHz and 400 kHz modes. In the 100 kHz mode, when these pins are an output, there is a slew rate control of the pin that is independent of device frequency.







FIGURE 15-14: I²C MASTER MODE BLOCK DIAGRAM



Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The SDA and SCL pins that are automatically configured when the I²C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON1<5>).

The MSSP module has six registers for I²C operation. These are the:

- SSP Control Register1 (SSPCON1)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON1 register allows control of the $I^{2}C$ operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following $I^{2}C$ modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Master mode, clock = OSC/4 (SSPADD +1)

Before selecting any I²C mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate DDR bits. Selecting an I²C mode, by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in I²C mode.

PIC17C7XX

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

15.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I²C specification as well as the requirement of the MSSP module is shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

15.2.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- b) The buffer full bit, BF is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR2<7>) is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).

- Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

15.2.1.2 SLAVE RECEPTION

When the $R\overline{W}$ bit of the address byte is clear and an address match occurs, the $R\overline{W}$ bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON1<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR2<7>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occured. The ACK is not sent and the SSP-BUF is updated.

Status Bits as Data Transfer is Received		-	Generate ACK	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV	$\text{SSPSR} \rightarrow \text{SSPBUF}$	Pulse	if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	Yes	No	Yes		

TABLE 15-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

15.2.1.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and the SCLpin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then SCL pin should be enabled by setting bit CKP (SSPCON1<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-16).

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse. As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the not \overline{ACK} is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting the CKP bit.

FIGURE 15-15: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)






FIGURE 15-16: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)








FIGURE 15-18: I²C SLAVE-RECEIVER (10-BIT ADDRESS)

15.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with $R/\overline{W} = 0$

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a start-bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD, and is also compared to the general call address, fixed in hardware. If the general call address matches, the SSPSR is transfered to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit) the SSPIF flag is set.

When the interrupt is serviced. The source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 15-19).




FIGURE 15-19: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)

PIC17C7XX

15.2.3 SLEEP OPERATION

While in sleep mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep (if the SSP interrupt is enabled).

15.2.4 EFFECTS OF A RESET

A reset diables the SSP module and terminates the current transfer.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
07h, Unbanked	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0000	000- 0000
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
10h. Bank 6	SSPADD	Synchronous Serial Port (I ² C mode) Address Register									0000 0000
14h, Bank 6	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
11h, Bank 6	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h, Bank 6	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h, Bank 6	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 15-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in I²C mode.

15.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start

FIGURE 15-20: SSP BLOCK DIAGRAM (I²C MASTER MODE)



15.2.6 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for abitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

15.2.7 I²C MASTER MODE SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- Assert a start condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a stop condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note:	The MSSP Module when configured in I ² C
	Master Mode does not allow queueing of
	events. For instance: The user is not
	allowed to initiate a start condition, and
	immediately write the SSPBUF register to
	initiate transmission before the START
	condition is complete. In this case the
	SSPBUF will not be written to, and the
	WCOL bit will be set, indicating that a write
	to the SSPBUF did not occur.

15.2.7.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device, (7 bits) and the Read/Write (R/\overline{W}) bit. In this case the R/\overline{W} bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case the R/\overline{W} bit will be logic '1'. Thus the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e. transmission of the last data bit is followed by ACK) the internal clock will automatically stop counting and the SCL pin will remain in its last state A typical transmit sequence would go as follows:


- a) The user generates a Start Condition by setting the START enable bit (SEN) in SSPCON2.
- SSPIF is set. The module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with address to transmit.
- d) Address is shifted out the SDA pin until all 8 bits are transmitted.
- e) The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- g) The user loads the SSPBUF with eight bits of data.
- h) DATA is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- I) Interrupt is generated once the STOP condition is complete.

15.2.8 BAUD RATE GENERATOR

In I²C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 15-21). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr), on the Q2 and Q4 clock.

In I²C master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 15-22).

FIGURE 15-21: BAUD RATE GENERATOR BLOCK DIAGRAM



SDA DX DX-1 SCL de-asserted but slave holds SCL allowed to transition high SCL low (clock arbitration) SCL **BRG** decrements (on Q2 and Q4 cycles) BRG 03h 02h 03h 01h 00h (hold off) 02h value SCL is sampled high, reload takes place, and BRG starts its count. BRG reload

FIGURE 15-22: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION

15.2.9 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition the user sets the start condition enable bit. SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0>, and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (T_{BRG}) , the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition. and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (T_{BRG}) the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low, and the START condition is complete.

Note: If at the beginning of START condition the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I²C module is reset into its IDLE state.

15.2.9.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

FIGURE 15-23: FIRST START BIT TIMING





FIGURE 15-24: START CONDITION FLOWCHART



15.2.10 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<6:0>, and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T_{BRG}). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one T_{BRG}. This action is then followed by assertion of the SDA pin (SDA is low) for one T_{BRG} while SCL is high. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared, and the baud rate generator is not reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

- Note 1: If the RSEN is programmed while any other event is in progress, it will not take effect.
- **Note 2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).


15.2.10.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 15-25: REPEAT START CONDITION WAVEFORM









FIGURE 15-27: REPEATED START CONDITION FLOWCHART (PAGE 2)



15.2.11 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (T_{BRG}). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for T_{BRG}, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the ACKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock the SSPIF is set, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged. (Figure 15-29)

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

15.2.11.1 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

15.2.11.2 WCOL STATUS FLAG


If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

15.2.11.3 AKSTAT STATUS FLAG

In transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge ($\overline{ACK} = 0$), and is set when the slave does not acknowledge ($\overline{ACK} = 1$). A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

FIGURE 15-28: MASTER TRANSMIT FLOWCHART






FIGURE 15-29: I²C MASTER MODE TIMING (TRANSMISSION, 7 OR 10-BIT ADDRESS)

15.2.12 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in an IDLE
	STATE before the RCEN bit is set, or the
	RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/low to high), and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set, and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

15.2.12.1 BF STATUS FLAG

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.


15.2.12.2 SSPOV STATUS FLAG

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.


15.2.12.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-30: MASTER RECEIVER FLOWCHART



PIC17C7XX



15.2.13 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (T_{BRG}), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for T_{BRG} . The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off, and the SSP module then goes into IDLE mode. (Figure 15-32)

15.2.13.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledege sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-32: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 15-33: ACKNOWLEDGE FLOWCHART



15.2.14 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low . When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one T_{BRG} (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSP-STAT<4>) is set. A TBRG later the PEN bit is cleared and the SSPIF bit is set. (Figure 15-34)

Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a Stop bit is detected (i.e. bus is free). 15.2.14.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-34: STOP CONDITION RECEIVE OR TRANSMIT MODE





FIGURE 15-35: STOP CONDITION FLOWCHART



15.2.15 CLOCK ARBITRATION

Clock arbitration occurs when the master during any receive, transmit, or repeated start/stop condition de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device. (Figure 15-36)


15.2.16 SLEEP OPERATION

While in sleep mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep (if the SSP interrupt is enabled).

15.2.17 EFFECTS OF A RESET

A reset disables the SSP module and terminates the current transfer.

FIGURE 15-36: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



15.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I²C port to its IDLE state. (Figure 15-37).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the $l^{2}C$ bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins, and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.





15.2.18.1 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-38)
- b) SCL is sampled low before SDA is asserted low. (Figure 15-39)

During a START condition both the SDA and the SCL pins are monitored.

lf:

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, <u>and</u> the BCLIF flag is set, <u>and</u> the SSP module is reset to its IDLE state (Figure 15-38).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-40). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count the SCL pin is asserted low.

Note:	The reason that bus collision is not a factor during a START condition is that no two
	bus masters can assert a START condition
	at the exact same time. Therefore, one
	master will always assert SDA before the
	other. This condition does not cause a bus
	collision because the two masters must be
	allowed to arbitrate the first address follow-
	ing the START condition, and if the
	address is the same, arbitration must be
	allowed to continue into the data portion,
	REPEATED START, or STOP conditions.

FIGURE 15-38: BUS COLLISION DURING START CONDITION (SDA ONLY)






FIGURE 15-39: BUS COLLISION DURING START CONDITION (SCL = 0)







15.2.18.2 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data

'0'). If however SDA is sampled high then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete. (Figure 15-41)

FIGURE 15-41: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 15-42: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



15.2.18.3 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:


- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD-6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0'. (Figure 15-43)

FIGURE 15-43: BUS COLLISION DURING A STOP CONDITION (CASE 1)



FIGURE 15-44: BUS COLLISION DURING A STOP CONDITION (CASE 2)



15.3 <u>Connection Considerations for l²C</u> Bus

For standard-mode I²C bus devices, the values of resistors $R_p R_s$ in Figure 15-45 depends on the following parameters


- Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current).

The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For example, with a supply voltage of VDD = 5V \pm 10% and VoL max = 0.4V at 3 mA, $R_{p \text{ min}} = (5.5 \cdot 0.4)/0.003 = 1.7 \text{ k}\Omega$. VDD as a function of R_p is shown in Figure 15-45. The desired noise margin of 0.1VDD for the low level, limits the maximum value of R_s . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of R_p due to the specified rise time (Figure 15-45).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I^2C mode (master or slave).

FIGURE 15-45: SAMPLE DEVICE CONFIGURATION FOR I²C BUS



PIC17C7XX

15.4 Example Program

Example 15-2 shows MPLAB-C17 'C' code for using the I²C module in master mode to communicate with a 24LC01B serial EEPROM. This example uses the PICmicro 'C' libraries included with MPLAB-C17.

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB-C17)

```
// Include necessary header files
#include <p17c756.h> // Processor header file
                       // Delay routines header file
#include <delays.h>
                      // Standard Library header file
#include <stdlib.h>
#include <i2c16.h>
                       // I2C routines header file
#define CONTROL 0xa0
                       // Control byte definition for 24LC01B
// Function declarations
void main(void);
void WritePORTD(static unsigned char data);
void ByteWrite(static unsigned char address,static unsigned char data);
unsigned char ByteRead(static unsigned char address);
void ACKPoll(void);
// Main program
void main(void)
static unsigned char address; // I2C address of 24LC01B
static unsigned char datao; // Data written to 24LC01B
static unsigned char datai;
                              // Data read from 24LC01B
   address = 0;
                               // Preset address to 0
   OpenI2C(MASTER, SLEW ON);
                             // Configure I2C Module Master mode, Slew rate control on
   SSPADD = 39;
                               // Configure clock for 100KHz
   while(address<128)
                              // Loop 128 times, 24LC01B is 128x8
   {
       datao = PORTB;
       do
        {
           ByteWrite(address,datao); // Write data to EEPROM
           ACKPoll();
                                       // Poll the 24LC01B for state
           datai = ByteRead(address); // Read data from EEPROM into SSPBUF
       } while(datai != datao);
                                      // Loop as long as data not correctly
                                      11
                                            written to 24LC01B
       address++;
                                       // Increment address
   }
   while(1)
                                       // Done writing 128 bytes to 24LC01B, Loop forever
   {
       Nop();
   }
ļ
```

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB-C17) (Cont.'d)

```
// Writes the byte data to 24LC01B at the specified address
void ByteWrite(static unsigned char address, static unsigned char data)
{
   StartI2C();
                                    // Send start bit
   TdleT2C();
                                    // Wait for idle condition
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
   if (!SSPCON2bits.ACKSTAT)
                                    // If 24LC01B ACKs
   {
                                    // Send control byte
       WriteI2C(address);
       IdleI2C();
                                    // Wait for idle condition
       if (!SSPCON2bits.ACKSTAT)
                                    // If 24LC01B ACKs
           WriteI2C(data);
                                    // Send data
   }
                                    // Wait for idle condition
   IdleI2C();
   StopI2C();
                                    // Send stop bit
   IdleI2C();
                                    // Wait for idle condition
   return;
}
// Reads a byte of data from 24LC01B at the specified address
unsigned char ByteRead(static unsigned char address)
   StartI2C();
                                    // Send start bit
   IdleI2C();
                                    // Wait for idle condition
   WriteI2C(CONTROL);
                                    // Send control byte
   IdleI2C();
                                    // Wait for idle condition
   if (!SSPCON2bits.ACKSTAT)
                                    // If the 24LC01B ACKs
   {
       WriteI2C(address);
                                    // Send address
                                    // Wait for idle condition
       IdleI2C();
                                    // If the 24LC01B ACKs
       if (!SSPCON2bits.ACKSTAT)
       {
           RestartI2C();
                                    // Send restart
           IdleI2C();
                                   // Wait for idle condition
                                  // Send control byte with R/W set
           WriteI2C(CONTROL+1);
           IdleI2C();
                                    // Wait for idle condition
           if (!SSPCON2bits.ACKSTAT) // If the 24LC01B ACKs
           {
               getcI2C();
                                       // Read a byte of data from 24LC01B
               IdleI2C();
                                       // Wait for idle condition
                                       // Send a NACK to 24LC01B
               NotAckI2C();
               IdleI2C();
                                       // Wait for idle condition
                                       // Send stop bit
               StopI2C();
               IdleI2C();
                                       // Wait for idle condition
            }
       }
   return(SSPBUF);
}
```

EXAMPLE 15-2: INTERFACING TO A 24LC01B SERIAL EEPROM (USING MPLAB-C17) (Cont.'d)

```
void ACKPoll(void)
{
         StartI2C();
                                                // Send start bit
         IdleI2C();
                                                // Wait for idle condition
         WriteI2C(CONTROL);
                                               // Send control byte
         IdleI2C();
                                               // Wait for idle condition
         // Poll the ACK bit coming from the 24LC01B
         // Loop as long as the 24LC01B NACKs
         while (SSPCON2bits.ACKSTAT)
         {
                   RestartI2C(); // Send a restart bit
IdleI2C(); // Wait for idle condition
WriteI2C(CONTROL); // Send control byte
IdleI2C(); // Wait for idle condition
         }
         IdleI2C();
                                               // Wait for idle condition
         StopI2C();
                                               // Send stop bit
         IdleI2C();
                                               // Wait for idle condition
         return;
}
```

16.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices and sixteen for the PIC17C76X devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. This A/D conversion, of the analog input signal, results in a corresponding 10-bit digital number.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss) or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Figure 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references) or as digital I/O.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
CHS3	CHS2	CHS1	CHS0	—	GO/DONE		ADON	R = Readable bit
bit7	0102-01		channa	- Coloret h			bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
DIC 7-4:		hannel 0, i		el Select D	its			
		hannel 1,	• •					
		hannel 2,						
		hannel 3,	· /					
		hannel 4,	· /					
		hannel 5, hannel 6,	· /					
		hannel 7,	• •					
		hannel 8,						
		hannel 9,						
		hannel 10 hannel 11	· · · /					
			(AN12) (PIC17C76	X only)			
			(AN13) (
			, (AN14) (
			, (AN15) (I D do pot c		X only) 17C75X only)			
bit 3:			Read as '0	``				
bit 2:	GO/DON	E: A/D Co	onversion	Status bit				
	If ADON	<u>= 1</u>						
							onversion wh	nich is automatically cleared
					ion is complete	e)		
bit 1:			not in pro Read as '0	0				
	•							
bit 0:	ADON: A 1 = A/D c		nodule is	operating				
					d consumes no			

FIGURE 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

FIGURE 16-2: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

R/W-0	R/W-0		/W-0	U-0	-	R/W-0		W-0		/W-0		W-0					
ADCS1	ADCS	0 A	DFM	-	P	CFG3	PC	FG2	PC	CFG1	PC	FG0		=Re			
bit7												bit0		/ = Wr			
														=Un	read		
																	reset
bit 7-6:			SU· 7/L	Conv	ersion	Clock S	Select ł	nite						1 - 10	iluc ui		10501
5117 0.	00 = Fc	-	00.702	0011	0101011			5115									
	01 = FC	osc/32															
	10 = FC	osc/64															
	11 = FF	RC (Clo	ck deri	ved fro	m an ir	nternal	RC os	cillato	r)								
bit 5:	ADFM:	A/D R	esult fo	ormat s	select												
	1 = Rig				0												
	0 = Lef	t justifi	ed. 6 L	east Si	ignifica	nt bits	of ADR	ESL	are re	ad as	'0'.						
bit 4:	Unimp	lemen	ted: Re	ead as	'0'												
bit 3-1	PCFG3	:PCFC	31 : A/C	Port C	Configu	ration	Control	bits									
					0												
PCFG3																	
	:PCFG	AN15		AN13	AN12			AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
PCFG3	:PCFG								AN8	AN7	AN6 A	AN5 A	AN4 A	AN3 A	AN2	AN1 A	AN0
PCFG3 1	• PCFG	AN15 A D	AN14 A A	AN13 A A	AN12 A A	AN11 A A	AN10 A A	AN9 A A	A	A D	A	A	A	A	A	A	A
PCFG3 1	PCFG 0 1	AN15 A D D	AN14 A A D	AN13 A A A	AN12 A A A A	AN11 A A A	AN10 A A A	AN9 A A A	A A A	A D D	A A D	A A A	A A A	A A A	A A A	A A A	A A A
PCFG3 1 000 000 01	:PCFG 0 1 0 1	AN15 A D D D	AN14 A A D D	AN13 A A A D	AN12 A A A A A	AN11 A A A A	AN10 A A A A A A	AN9 A A A A	A A A A	A D D D	A A D D	A A A D	A A A A	A A A A	A A A A	A A A A	A A A A
PCFG3 1 000 001 011 10	:PCFG 0 1 0 1 0 1 0	AN15 A D D D D D	AN14 A A D D D D	AN13 A A A D D	AN12 A A A A D	AN11 A A A A A A A	AN10 A A A A A A A A	AN9 A A A A A	A A A A A	A D D D D	A A D D D	A A A D D	A A A A D	A A A A A A	A A A A A	A A A A A	A A A A A
PCFG3 1 000 001 011 100 100	:PCFG 0 1 0 1 0 1 0 1	AN15 A D D D D D D D	AN14 A A D D D D D D D	AN13 A A D D D D	AN12 A A A A D D D	AN11 A A A A A A D	AN10 A A A A A A A	AN9 A A A A A A 	A A A A A A A	A D D D D D D	A A D D D D D	A A A D D D	A A A A D D	A A A A A D	A A A A A A	A A A A A A	A A A A A A A
PCFG3 1 000 001 01 01 100 110	:PCFG 0 1 0 1 0 1 0 1 0 0	AN15 A D D D D D D D D D	AN14 A A D D D D D D D D D	AN13 A A A D D D D D D	AN12 A A A A D D D D	AN11 A A A A A A D D D	AN10 A A A A A A A A D	AN9 A A A A A A A A A A A A	A A A A A A A A	A D D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A D D	A A A A A A D	A A A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111	PCFG 0 1 0 1 0 1 0 1 0 1 0 1 0 1	AN15 A D D D D D D D D D	AN14 A A D D D D D D D D D D	AN13 A A A D D D D D D D D	AN12 A A A A D D D D D D D	AN11 A A A A A D D D D	AN10 A A A A A A A	AN9 A A A A A A 	A A A A A A A	A D D D D D D	A A D D D D D	A A A D D D	A A A A D D	A A A A A D	A A A A A A	A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111 A	PCFG 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	AN15 A D D D D D D D D Q inpu	AN14 A A D D D D D D D D D t t	AN13 A A D D D D D D D D D D	AN12 A A A A D D D D D D D D D	AN11 A A A A D D D D D V/O	AN10 A A A A A A D D D	AN9 A A A A A A A A A A A A	A A A A A A A A	A D D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A D D	A A A A A A D	A A A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111	PCFG 0 1 0 1 0 1 0 1 0 1 = Analo PCFG0	AN15 A D D D D D D D Q inpu 0: A/D	AN14 A D D D D D D t voltage	AN13 A A D D D D D D D C C C C C C C C C C C	AN12 A A A D D D D D D D D D D D D D D D D	AN11 A A A A D D D D V/O elect b	AN10 A A A A A A D D D	AN9 A A A A A A A A A A A A	A A A A A A A A	A D D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A D D	A A A A A A D	A A A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111 A	PCFG 0 1 0 1 0 1 0 1 0 1 = Analo PCFG0 1 = A/D	AN15 A D D D D D D D 0 a inpu 0: A/D \ 0 reference	AN14 A D D D D D D t voltage	AN13 A A D D D D D D C C C C C C C C C C C C	AN12 A A A D D D D D D D D D D D D D C C C C	AN11 A A A A D D D V/O elect b d VREF	AN10 A A A A A A D D D	AN9 A A A A A A A A A A A A	A A A A A A A A	A D D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A D D	A A A A A A D	A A A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111 A	PCFG 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 </td <td>AN15 A D D D D D D D C A/D V O refere O refere</td> <td>AN14 A D D D D D D D t Voltage ence is</td> <td>AN13 A A D D D D D D D C C C C C C C C C C C</td> <td>AN12 A A A D D D D D D D D D D D D D C C C C</td> <td>AN11 A A A A D D D D U/O elect b d VREF SS</td> <td>AN10 A A A A A D D D t t - pins</td> <td>AN9 A A A A A A D </td> <td>A A A A A A A D</td> <td>A D D D D D D D</td> <td>A A D D D D D D</td> <td>A A D D D D</td> <td>A A A D D D D</td> <td>A A A A D D D</td> <td>A A A A A A D D</td> <td>A A A A A A A A</td> <td>A A A A A A A</td>	AN15 A D D D D D D D C A/D V O refere O refere	AN14 A D D D D D D D t Voltage ence is	AN13 A A D D D D D D D C C C C C C C C C C C	AN12 A A A D D D D D D D D D D D D D C C C C	AN11 A A A A D D D D U/O elect b d VREF SS	AN10 A A A A A D D D t t - pins	AN9 A A A A A A D 	A A A A A A A D	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A D D D	A A A A A A D D	A A A A A A A A	A A A A A A A
PCFG3 1 000 001 011 100 111 111 A	PCFG 0 1 0 1 0 1 0 1 0 1 = Analo PCFG0 1 = A/D	AN15 A D D D D D D D C A/D V O refere O refere	AN14 A D D D D D D D t Voltage ence is	AN13 A A D D D D D D D C C C C C C C C C C C	AN12 A A A D D D D D D D D D D D D D C C C C	AN11 A A A A D D D D U/O elect b d VREF SS	AN10 A A A A A D D D t t - pins	AN9 A A A A A A D 	A A A A A A A D	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A D D D	A A A A A A D D	A A A A A A A A	A A A A A A A


The ADRESH:ADRESL registers contains the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagrams of the A/D module are shown in Figure 16-3.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding DDR bits selected as inputs. To determine sample time, see Section 16.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

FIGURE 16-3: A/D BLOCK DIAGRAM

- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - · Clear GLINTD bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



© 1998 Microchip Technology Inc.

Figure 16-4 shows the conversion sequence, and the terms that are used. Acquisition time is the time that the A/D module's holding capacitor is connected to the external voltage level. Then there is the conversion time of 12 TAD, which is started when the GO bit is set. The sum of these two times is the sampling time. There is a minimum acquisition time to ensure that the holding capacitor is charged to a level that will give the desired accuracy for the A/D conversion.




FIGURE 16-4: A/D CONVERSION SEQUENCE

16.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-5. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), Figure 16-5. The maximum recommended impedance for analog sources is 10 k Ω As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 16-1 shows the calculation of the minimum required acquisition time TACQ.

This calculation is based on the following application system assumptions.

CHOLD	=	120 pF	
Rs	=	10 kΩ	
Conversion Error	\leq	1/2 LSb	
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$	(see
graph in Figure 16-5)			
Temperature	=	50°C (system max.)	
VHOLD	=	0V @ time = 0	

EQUATION 16-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time +
		Holding Capacitor Charging Time +
		Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 16-2: A/D MINIMUM CHARGING TIME

EXAMPLE 16-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME


TACQ =	TAMP + TC + TCOFF
Temperatu	are coefficient is only required for temperatures > 25° C.
TACQ =	$2 \mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
TC =	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k Ω + 7 k Ω + 10 k Ω) $\ln(0.0004885)$ -120 pF (18 k Ω) $\ln(0.0004885)$ -2.16 μ s (-7.6241) 16.47 μ s
TACQ =	2 μs + 16.47 μs + [(50°C - 25°C)(0.05 μs/°C)] 18.447 μs + 1.25 μs 19.72 μs

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

- Note 3: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **Note 4:** After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

FIGURE 16-5: ANALOG INPUT MODEL



16.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 8Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 16-1 and Table 16-2 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. These times are for standard voltage range devices.

TABLE 16-1: TAD VS. DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Clock	Source (TAD)	Device Frequency								
Operation	ADCS1:ADCS0	ADCS1:ADCS0 33 MHz 20 MH		5 MHz	1.25 MHz	333.33 kHz				
8Tosc	00	242 ns ⁽²⁾	400 ns ⁽²⁾	1.6 μs	6.4 μs	24 μs				
32Tosc	01	970 ns ⁽²⁾	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾				
64Tosc	10	1.94 μs	3.2 μs	12.8 μs ⁽³⁾	51.2 μs ⁽³⁾	192 μs ⁽³⁾				
RC	11	2 - 6 μs ^(1, 4)	2 - 6 μs ⁽¹⁾							

Legend: Shaded cells are are outside of recommended ranges.

Note 1: The RC source has a typical TAD time of 4 $\mu s.$

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: When the device frequencies is greater than 1 MHz, the RC A/D conversion clock source is only recommended for sleep operation.

TABLE 16-2: TAD VS. DEVICE OPERATING FREQUENCIES (EXTENDED VOLTAGE DEVICES (LC))

AD Cloc	k Source (TAD)	Device Frequency								
Operation	ADCS1:ADCS0	ADCS1:ADCS0 8 MHz 4 MHz		2 MHz	1 MHz	333.33 kHz				
8Tosc	00	1.0 μs ⁽²⁾	2.0 μs ⁽²⁾	4 μs	8 µs	24 μs				
32Tosc	01	4.0 μs	8 µs	16 µs	32 μs ⁽³⁾	96 μs ⁽³⁾				
64Tosc	10	8.0 μs	16 µs	32 μs ⁽³⁾	64 μs ⁽³⁾	192 μs ⁽³⁾				
RC	11	3 - 9 μs ^(1, 4)	3 - 9 μs ^(1, 4)	3 - 9 μs ^(1, 4)	3 - 9 μs ⁽¹⁾	3 - 9 μs ⁽¹⁾				

Legend: Shaded cells are are outside of recommended ranges.

Note 1: The RC source has a typical TAD time of 6 μ s.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: When the device frequencies is greater than 1 MHz, the RC A/D conversion clock source is only recommended for sleep operation.

16.3 Configuring Analog Port Pins

The ADCON1, and DDR registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding DDR bits set (input). If the DDR bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the DDR bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN15:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

16.4 A/D Conversions

Example 16-2 shows how to perform an A/D conversion. The PORTF and lower four PORTG pins are configured as analog inputs. The analog references (VREF+ and VREF-) are the device AVDD and AVSs. The A/D interrupt is enabled, and the A/D conversion clock is FRc. The conversion is performed on the RG3/AN0 pin (channel 0).

Note:	
	the same instruction that turns on the A/D.


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

In Figure 16-6, after the GO bit is set, the first time segmant has a minimum of TCY and a maximum of TAD.


EXAMPLE 16-2: A/D CONVERSION

	MOVLB	5	;	Bank 5
	CLRF	ADCON1, F	;	Configure A/D inputs, All analog, TAD = Fosc/8, left just.
	MOVLW	0x01	;	A/D is on, Channel 0 is selected
	MOVWF	ADCON0	;	
	MOVLB	4	;	Bank 4
	BCF	PIR2, ADIF	;	Clear A/D interrupt flag bit
	BSF	PIE2, ADIE	;	Enable A/D interrupts
	BSF	INTSTA, PEIE	;	Enable peripheral interrupts
	BCF	CPUSTA, GLINTD	;	Enable all interrupts
;				
;	Ensure th	at the required sa	amp	ling time for the selected input channel has elapsed.
;	Then the	conversion may be	st	arted.
;				
	MOVLB	5	;	Bank 5
	BSF	ADCON0, GO	;	Start A/D Conversion
	:		;	The ADIF bit will be set and the GO/DONE bit
	:		;	is cleared upon completion of the A/D Conversion

FIGURE 16-6: A/D CONVERSION TAD CYCLES







16.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 16-8 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

16.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.


Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

16.6 Effects of a Reset

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

FIGURE 16-8: A/D RESULT JUSTIFICATION



16.7 A/D Accuracy/Error

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator.

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at $< \pm 1$ LSb for VDD = VREF (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as VREF diverges from VDD.

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically \pm 1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter or oversample.

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.

Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

The maximum pin leakage current is specified in the Device Data Sheet electrical specification parameter #D060.

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be minimized to reduce inaccuracies due to noise and sampling capacitor bleed off.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

16.8 Connection Considerations


If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.3V, then the accuracy of the conversion is out of specification.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k Ω recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

16.9 Transfer Function

The transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) equals Analog VREF / 1024 (Figure 16-9).

FIGURE 16-9: A/D TRANSFER FUNCTION



16.10 References

A good reference for the undestanding A/D converter is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
06h, unbanked	CPUSTA	_	_	STAKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
07h, unbanked	INTSTA	PEIF	T0CKIF	TOIF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
10h, Bank 5	DDRF	Data Direc	tion registe	r for PORT	F		-	_		1111 1111	1111 1111
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
12h, Bank 5	DDRG	Data Direc	tion registe	r for PORT	G					1111 1111	1111 1111
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0/VREF +	RG2/ AN1/VREF -	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
14h, Bank 5	ADCON0	CHS3	CHS2	CHS1	CHS0	—	GO/DONE	—	ADON	0000 -0-0	0000 -0-0
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	—	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000
16h, Bank 5	ADRESL	A/D Resu	It Low Regi		XXXX XXXX	uuuu uuuu					
17h, Bank 5	ADRESH	A/D Resu	lt High Reg	ister						xxxx xxxx	uuuu uuuu

TABLE 16-3: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

17.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC17CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator selection (Section 4.0)
- Reset (Section 5.0)
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts (Section 6.0)
- Watchdog Timer (WDT)
- SLEEP mode
- · Code protection

The PIC17CXXX has a Watchdog Timer which can be shutoff only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on POR and BOR. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 17-1.

U - x	R/P - 1	R/P - 1	U - x	U - x	U - x	U - x	U - x	U - x	High (H) Table Read Addr.		
	PM2	BODEN	_		_	_	_	<u> </u>	FE0Fh - FE08h		
bit15 bit 8	=	DODEN						bit 0			
U - x	U - x	R/P - 1	U - x	R/P - 1	Low (L) Table Read Addr.						
—	—	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	FE07h - FE00h		
bit15 bit 8	bit 7							bit 0			
bit 6H BODEN: Brown-out Detect Enable 1 = Brown-out Detect circuitry is enabled 0 = Brown-out Detect circuitry is disabled											
bits 7H:6L:4L PM2, PM1, PM0, Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode											
bits 2L:3L WDTPS1:WDTPS0, WDT Postscaler Select bits 11 = WDT enabled, postscaler = 1 10 = WDT enabled, postscaler = 256 01 = WDT enabled, postscaler = 64 00 = WDT disabled, 16-bit overflow timer											
bits 1L:0L FOSC1:FOSC0, Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator											
—	Reserve	ed									

FIGURE 17-1: CONFIGURATION WORDS

17.1 Configuration Bits

The PIC17CXXX has eight configuration locations (Table 17-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 17-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h through FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 17-1: CONFIGURATION LOCATIONS

Bit	Address			
FOSC0	FE00h			
FOSC1	FE01h			
WDTPS0	FE02h			
WDTPS1	FE03h			
PM0	FE04h			
PM1	FE06h			
BODEN	FE0Eh			
PM2	FE0Fh			

Note:	When programming the desired configura-											
	tion locations, they must be programmed in											
	ascending order. Starting with address											
	FE00h.											

17.2 Oscillator Configurations

17.2.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

For information on the different oscillator types and how to use them, please refer to Section 4.0.

17.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 17.1).

Under normal operation, the WDT must be cleared on a regular interval. This time must be less than the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

17.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, configuration bits should be used to enable the WDT with a greater prescale. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and its postscale setting and prevent it from timing out thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.



17.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

17.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler become the Power-up Timer whenever the PWRT is invoked.

17.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the TO bit is cleared (device is not reset). The CLRWDT instruction can be used to set the TO bit. This allows the WDT to be a simple overflow timer. The simple timer does not increment when in sleep.




TABLE 17-2: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	MCLR, WDT
—	Config	See Figu	ee Figure 17-1 for location of WDTPSx bits in Configuration Word.								(Note 1)
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	POR	BOR	11 llqq	11 qquu

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT. Note 1: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

17.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The \overline{PD} bit is cleared and the \overline{TO} bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The MCLR/VPP pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the MCLR/VPP pin low.

17.4.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- · Power-on Reset
- Brown-out Reset
- External reset input on MCLR/VPP pin
- · WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some peripheral Interrupts

The following peripheral interrupts can wake the device from SLEEP:

- Capture interrupts
- · USART synchronous slave transmit interrupts
- · USART synchronous slave receive interrupts
- A/D conversion complete
- · SPI slave transmit / receive complete
- I²C slave receive

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present. Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The \overline{TO} and \overline{PD} bits in the CPUSTA register can be used to determine the cause of device reset. The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupt is disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bit set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wakes from SLEEP, regardless of the source of wake-up.

17.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

r						
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2 Q3 Q4	4 Q1 Q2 Q3 Q4
OSC1				~~~~		
CLKOUT(4)		/	<u>`</u>	Tost(2)		
INT (RA0/INT pin)	'0' or '1'		$\left \right\rangle$		1 1 1	
INTF flag					, ,	Interrupt Latency (2)
GLINTD bit			· · ·		1 1 1	
INSTRUCTION	FLOW		Processor			
PC	C PC	C PC+1	х рс	+2	x 0004h	X0005h
Instruction (fetched	Inst (PC) = SLEEP	Inst (PC+1)			Inst (PC+2)	
Instruction (executed	Inst (PC-1)	SLEEP			Inst (PC+1)	Dummy Cycle
2: Tost = 102	oscillator mode assume 24Tosc (drawing not to s	cale). This delay will				Il continue in line

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

FIGURE 17-3: WAKE-UP FROM SLEEP THROUGH INTERRUPT

17.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSs, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSs. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

17.5 Code Protection

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2:PM0 = '000').

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

Note:	Microchip does not recommend code pro-
	tecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

17.6 In-Circuit Serial Programming

The PIC17C7XX group of the high end family (PIC17CXXX) has an added feature that allows serial programming while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

Devices may be serialized to make the product unique, "special" variants of the product may be offered, and code updates are possible. This allows for increased design flexibility.

To place the device into the serial programming test mode, two pins will need to be placed at VIHH. These are the TEST pin and the $\overline{\text{MCLR}/\text{VPP}}$ pin. Also a sequence of events must occur as follows:

- 1. The TEST pin is placed at VIHH.
- 2. The $\overline{\text{MCLR}}/\text{VPP}$ pin is placed at VIHH.


There is a setup time between step 1 and step 2 that must be met.

After this sequence the Program Counter is pointing to program memory address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this, the device must be clocked. The device clock source in this mode is the RA1/TOCKI pin. After delaying to allow the USART/SCI to initialize, commands can be received. The flow is shown in these 3 steps:

- 1. The device clock source starts.
- 2. Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may now be sent.

For complete details of serial programming, please refer to the PIC17C7XX Programming Specification. (Contact your local Microchip Technology Sales Office for availability.)

FIGURE 17-4: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



	During Programming					
Name	Function	Туре	Description			
RA4/RX1/DT1	DT	I/O	Serial Data			
RA5/TX1/CK1	СК	I	Serial Clock			
RA1/T0CKI	OSCI	I	Device Clock Source			
TEST	TEST	I	Test mode selection control input. Force to VIHH,			
MCLR/VPP	MCLR/VPP	Р	Master Clear reset and Device Programming Voltage			
Vdd	Vdd	Р	Positive supply for logic and I/O pins			
Vss	Vss	Р	Ground reference for logic and I/O pins			

TABLE 17-3: ICSP INTERFACE PINS

18.0 INSTRUCTION SET SUMMARY

The PIC17CXXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- · literal and control operations

These formats are shown in Figure 18-1.

Table 18-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 18-2 and in each specific instruction descriptions.

byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

literal and control operations, 'k' represents an 8- or 13-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- byte-oriented operations
- · bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- · a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

TABLE 18-1: OPCODE FIELD DESCRIPTIONS

DESCRIPTIONS						
Field	Description					
f	Register file address (00h to FFh)					
р	Peripheral register file address (00h to 1Fh)					
i	Table pointer control i = '0' (do not change) i = '1' (increment after instruction execution)					
t	Table byte select $t = 0'$ (perform operation on lower byte) t = '1' (perform operation on upper byte literal field, constant data)					
WREG	Working register (accumulator)					
b	Bit address within an 8-bit file register					
k	Literal field, constant data or label					
x	Don't care location (= '0' or '1') The assembler will generate code with $x = '0'$. It is the recommended form of use for compatibility with all Microchip software tools.					
d	Destination select 0 = store result in WREG 1 = store result in file register f Default is d = '1'					
u	Unused, encoded as '0'					
s	Destination select 0 = store result in file register f and in the WREG 1 = store result in file register f Default is s = '1'					
label	Label name					
C,DC, Z,OV	ALU status bits Carry, Digit Carry, Zero, Overflow					
GLINTD	Global Interrupt Disable bit (CPUSTA<4>)					
TBLPTR	Table Pointer (16-bit)					
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)					
TBLATL	Table Latch low byte					
TBLATH	Table Latch high byte					
TOS	Top of Stack					
PC	Program Counter					
BSR	Bank Select Register					
WDT	Watchdog Timer Counter					
TO	Time-out bit					
PD	Power-down bit					
dest	Destination either the WREG register or the speci- fied register file location					
[]	Options					
()	Contents					
\rightarrow	Assigned to					
<>	Register bit field					
	In the set of					
∈	In the set of					

Table 18-2 lists the instructions recognized by the MPASM assembler.

Note 1: Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

FIGURE 18-1: GENERAL FORMAT FOR INSTRUCTIONS



18.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C7XX's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

18.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

18.1.2 PCL AS SOURCE OR DESTINATION


Read, write or read-modify-write on PCL may have the following results:

Read PC:	$\text{PCH} \rightarrow \text{PCLATH}; \text{PCL} \rightarrow \text{dest}$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

18.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write (R-M-W)). The user should keep this in mind when operating on some special function registers, such as ports.



18.2 <u>Q Cycle Activity</u>

Each instruction cycle (TCY) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (TOSC). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced No operation
- Q2: Instruction Read Cycle or No operation
- Q3: Process the Data
- Q4: Instruction Write Cycle or No operation

Each instruction will show the detailed Q cycle operation for the instruction.




FIGURE 18-2: Q CYCLE ACTIVITY

TABLE 18-2: PIC17CXXX INSTRUCTION SET

Mnemonic,		Description		16-bit Opcod	le	Status	Notes
Operands				MSb	LSb	Affected	
BYTE-ORIE	NTED F	FILE REGISTER OPERATIONS					
ADDWF	f,d	ADD WREG to f	1	0000 111d ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000 101d ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ffff	ffff	None	3
COMF	f,d	Complement f	1	0001 001d ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ffff	ffff	С	3
DECF	f,d	Decrement f	1	0000 011d ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001 010d ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ffff	ffff	None	6,8
IORWF	f,d	Inclusive OR WREG with f	1	0000 100d ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p pppp ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p pppp ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000 0001 ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011 0100 ffff	ffff	None	
NEGW	f,s	Negate WREG	1	0010 110s ffff	ffff	OV,C,DC,Z	1,3
NOP	_	No Operation	1	0000 0000 0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001 101d ffff	ffff	С	
RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001 100d ffff	ffff	С	
RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ffff	ffff	None	
SETF	f,s	Set f	1	0010 101s ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000 010d ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001 110d ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ffff	ffff	None	7
TABLWT	t,i,f	Table Write	2	1010 11ti ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010 OOtx ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010 Oltx ffff	ffff	None	

Legend: Refer to Table 18-1 for opcode field descriptions.

Note 1: 2's Complement method.

2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)

5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.

6: Two-cycle instruction when condition is true, else single cycle instruction.

7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.

8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

Mnemonic,		Description	Cycles	16-	it Opcod	е	Status	Notes
Operands				MSb		LSb	Status Affected None Z None None None OV,C,DC,Z Z OV,C,DC,Z Z None TO,PD None Z None C None S C None C None None None None None None C None Z None Z None Z None Z None Z None Z Z None Z Z None Z Z None Z Z None Z Z None Z Z None Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 001	1 ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000 110	d ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS	1	1			1	
BCF	f,b	Bit Clear f	1	1000 1bk	b ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000 Obb	b ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1bk	b ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 Obb	b ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 1bk	b ffff	ffff	None	
LITERAL AN	ID CON	ITROL OPERATIONS						
ADDLW	k	ADD literal to WREG	1	1011 000	1 kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011 010	1 kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k kkł	k kkkk	kkkk	None	7
CLRWDT	—	Clear Watchdog Timer	1	0000 000	0 0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k kkł	k kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011 001	1 kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011 011	1 kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 100	0 uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 101	x kkkk	uuuu	None	
MOVLW	k	Move literal to WREG	1	1011 000	0 kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 110	0 kkkk	kkkk	None	
RETFIE	—	Return from interrupt (and enable interrupts)	2	0000 000	0 0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011 011	0 kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000 000	0 0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000 000	0 0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011 001	0 kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011 010	0 kkkk	kkkk	Z	

TABLE 18-2: PIC17CXXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 18-1 for opcode field descriptions.

Note 1: 2's Complement method.

2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)

5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.

6: Two-cycle instruction when condition is true, else single cycle instruction.

7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.

8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

ADE	DLW	ADD Lite	ADD Literal to WREG					
Syn	tax:	[label] A	DDLW	k				
Ope	rands:	$0 \le k \le 25$	5					
Ope	ration:	(WREG) + k \rightarrow (WREG)						
Stat	us Affected:	OV, C, DC	C, Z					
Enc	oding:	1011	0001	kkkk	kkkk			
Description:		the 8-bit lite	The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.					
Words:		1	1					
Cyc	les:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proces Data		Write to WREG			
Exa	mple:	ADDLW (0x15					
Before Instruction WREG = 0x10								
	After Instruct WREG =							

ADDWF	ADD WRE	G to f					
Syntax:	[<i>label</i>] Al	[label] ADDWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5					
Operation:	(WREG) +	$-$ (f) \rightarrow (dest)				
Status Affected:	OV, C, DC	, Z					
Encoding:	0000	111d	ffff	ffff			
Description:	result is sto	Add WREG to register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3	8	Q4			
Decode	Read register 'f'	Proce Data		Vrite to stination			
Example:	ADDWF	REG,	0				
Before Instruction WREG = 0x17 REG = 0xC2							
After Instruct WREG REG	tion = 0xD9 = 0xC2						

ADDWFC	ADD WRE	ADD WREG and Carry bit to f						
Syntax:	[label] Al	[label] ADDWFC f,d						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$						
Operation:	(WREG) +	\cdot (f) + C \rightarrow	(dest)					
Status Affected:	OV, C, DC	, Z						
Encoding:	0001	000d :	fff	ffff				
Description:	memory loc placed in W	Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'.						
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	(ຊ4				
Decode	Read register 'f'	Process Data		ite to ination				
Example:	ADDWFC	REG 0						
Before Instru Carry bit REG WREG After Instruct Carry bit REG WREG	= 1 = 0x02 = 0x4D							

ANDLW	And Liter	And Literal with WREG					
Syntax:	[label] A	[label] ANDLW k					
Operands:	$0 \le k \le 25$	$0 \le k \le 255$					
Operation:	(WREG) .	AND. (k)	\rightarrow (V	VREG)			
Status Affected:	Z						
Encoding:	1011	0101	kkkl	k kkkk			
Description:				AND'ed with It is placed in			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Proces Data		Write to WREG			
Example:	ANDLW	0x5F					
Before Instru WREG	uction = 0xA3						

After Instruction WREG = 0x03

ANDWF	AND WRE	EG with f		BCF	•	Bit Clear	f		
Syntax:	[label] A	NDWF f,d		Syntax:		[<i>label</i>] E	BCF f,b		
Operands:	$0 \le f \le 255$ d \in [0,1]	5		Ope	rands:	0 ≤ f ≤ 25 0 ≤ b ≤ 7	5		
Operation:	(WREG) .	AND. (f) \rightarrow (d	dest)	Ope	ration:	$0 \rightarrow (f < b >$	>)		
Status Affected:	Z			Stat	us Affected:	None			
Encoding:	0000	101d ff:	ff ffff	Enc	oding:	1000	1bbb ff	ff	
Description:	cription: The contents of WREG are AND'ed with Description:		cription:	Bit 'b' in re	gister 'f' is clea	ared.			
	0	register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored			Words:		1		
	back in reg			Cyc	Cycles:				
Words:	1			QC	ycle Activity:				
Cycles:	1				Q1	Q2	Q3		
Q Cycle Activity:					Decode	Read	Process	1	
Q1	Q2	Q3	Q4			register 'f'	Data	reę	
Decode	Read register 'f'	Process Data	Write to destination	Exa	mple:	BCF	FLAG_REG,	7	
Example:	ANDWF	REG, 1			Before Instru FLAG_R	uction EG = 0xC7			
Before Instru WREG REG	uction = 0x17 = 0xC2	·			After Instruc FLAG_R	tion EG = 0x47			
After Instruc WREG REG	tion = 0x17 = 0x02								

ffff

Q4 Write register 'f'

Bit Test, skip if Clear

BSF	Bit Set f						
Syntax:	[<i>label</i>] E	BSF f,b					
Operands:	$0 \le f \le 25$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b >)$						
Status Affected:	None						
Encoding:	1000 0bbb ffff ffff						
Description:	Bit 'b' in register 'f' is set.						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read register 'f'	Proce Data			Write gister 'f'		
Example:		FLAG_RE	G, 7				
Before Instru FLAG_R	uction EG= 0x0A						
After Instruc FLAG_R	tion EG= 0x8A						

Synt	ax:	[label]	[label] BTFSC f,b			
Ope	rands:	$0 \le f \le 25$ $0 \le b \le 7$	5			
Ope	ration:	skip if (f<	b>) = 0			
State	us Affected:	None				
Enco	oding:	1001 1bbb ffff fff			ffff	
Des	cription:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction ex- cution is discarded, and a NOP is exe- cuted instead, making this a two-cycle instruction.			ction Iction exe- s exe-	
Wor	ds:	1				
Cycles: 1(2)						
QC	cle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data		No peration	
lf ski	D:	register i	Date			
	Q1	Q2	Q3		Q4	
	No operation	No operation	No operati	ion op	No peration	
<u>Exar</u>	<u>nple</u> :	HERE FALSE TRUE	BTFSC :	FLAG,1		
	Before Instru PC		ddress (HE	RE)		
After Instructio If FLAG<1: PC If FLAG<1: PC		> = 0 = a > = 1	, ddress (TR			

BTFSC

BTFSS	Bit Test,	Bit Test, skip if Set				
Syntax:	[<i>label</i>] E	[label] BTFSS f,b				
Operands:	$0 \le f \le 12$	7				
	0 ≤ b < 7					
Operation:	skip if (f <l< td=""><td>o>) = 1</td><td></td><td></td></l<>	o>) = 1				
Status Affected:	None					
Encoding:	1001	0bbb	ffff	ffff		
Description: If bit 'b' in register 'f' is 1 then the new instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction cution, is discarded and an NOP is ex cuted instead, making this a two-cycl instruction.				ction Iction exe- is exe-		
Words: 1						
Cycles:	1(2)					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read	Proce		No		
If skip:	register 'f'	Data	a op	peration		
Q1	Q2	Q3		Q4		
No	No	No		No		
operation	operation	operat	ion op	peration		
Example:	FALSE	BTFSS : :	FLAG,1			
Before Instru PC		dress (HE	RE)			
After Instruct If FLAG< PC If FLAG< PC	1> = 0; = ac 1> = 1;	dress (FA dress (TR				

BTG	Bit Toggle f				
Syntax:	[label] B	[label] BTG f,b			
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7	$0 \le f \le 255$ $0 \le b < 7$			
Operation:	$(\overline{f}) \to$	(f)			
Status Affected:	None				
Encoding:	0011	0011 1bbb ffff ffff			
Description:	Bit 'b' in da inverted.	Bit 'b' in data memory location 'f' is inverted.			
Words:	1	1			
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	(Q4	
Q1 Decode	Q2 Read register 'f'	Q3 Process Data	6 W	Q4 /rite ster 'f'	
	Read register 'f'	Process	s W regi	/rite	
Decode	Read register 'f' BTG I	Process Data	s W regi 4	/rite	

CAL	L						
Synt	ax:	[label] ([<i>label</i>] CALL k				
Ope	rands:	$0 \le k \le 81$	$0 \le k \le 8191$				
Ope	ration:	k<12:8> -	PC+ 1 \rightarrow TOS, k \rightarrow PC<12:0>, k<12:8> \rightarrow PCLATH<4:0>; PC<15:13> \rightarrow PCLATH<7:5>				
State	us Affected:	None					
Enco	oding:	111k	111k kkkk kkkk kkkk				
Desc	cription:	return addr the stack. T into PC bits upper-eight into PCLAT instruction.	See LCALL for calls outside 8K memory				
Wor	ds:	1					
Cycl	es:	2					
QC	cle Activity:						
-	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'<7:0>, Push PC to stack	Proce Dat		Vrite to PC		
	No	No	No		No		
	operation	operation	opera	tion	operation		

Example: HERE CALL THERE	Example:	HERE	CALL	THERE
--------------------------	----------	------	------	-------

Before Instruction

PC = Address(HERE)

After Instruction

PC = Address(THERE) TOS = Address(HERE +

Address (HERE + 1)

CLR	F	Clear f			
Syntax:		[<i>label</i>] Cl	_RF f,s		
Operands:		$0 \le f \le 25$	55		
Operation:		$00h \rightarrow f, \\ 00h \rightarrow de$			
State	us Affected:	None			
Enco	oding:	0010	100s	ffff	ffff
Description: Clears the contents of the speci ister(s). s = 0: Data memory location 'f' a WREG are cleared. s = 1: Data memory location 'f' i cleared.			" and		
Words:		1			
Cycl	es:	1			
QC	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat	a re	Write gister 'f' and if pecified WREG
<u>Exar</u>	<u>nple</u> :	CLRF	FLAG_RE	G, 1	
	Before Instru FLAG_RI WREG	EG = 0	x5A x01		
	After Instruct FLAG_RI WREG	EG = 0	x00 x01		

CLRWDT	Clear Watchdog Timer					
Syntax:	[label]	CLRWDT				
Operands:	None					
Operation:						
Status Affected:	TO, PD	TO, PD				
Encoding:	0000 0000 0000 010					
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	No operation	Process Data	op	No peration		
Example: Before Instruc WDT cour		?				
After Instructi	on					
WDT cour WDT Post TO		-				
PD	=	1				

COMF	Complem	nent f			
Syntax:	[label]	COMF	f,d		
Operands:	0 ≤ f ≤ 258 d ∈ [0,1]	0 ≤ f ≤ 255 d ∈ [0,1]			
Operation:	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0001 001d ffff fff:			ffff	
Description:	The conten mented. If ' WREG. If 'c back in reg	d' is 0 the d' is 1 the	e result i	s stored in	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read	Proce		Write to	
	register 'f'	Dat	a d	lestination	
Example:	COMF F	REG1,0			
Before Instru REG1	ction = 0x13				
After Instruct	ion				

REG1	=	0x13
WREG	=	0xEC

CPF	SEQ	Compare skip if f =	f with WREG	Э,	CP	FSGT	Compare skip if f >	f with WRE WREG	З,
Synt	ax:	[label]	CPFSEQ f		Syr	itax:	[label] (CPFSGT f	
Ope	rands:	0 ≤ f ≤ 255	5		Ope	erands:	0 ≤ f ≤ 255	5	
Ope	ration:	(f) – (WRE0 skip if (f) = (unsigned o			Ope	eration:	(f) – (WRE0 skip if (f) > (unsigned o		
Statu	us Affected:	None			Sta	tus Affected:	None		
Enco	oding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff:	ff ffff
Desc	cription:	location 'f' t performing If 'f' = WRE tion is disca	the contents of o the contents an unsigned s G then the fetc arded and an N ad making this	of WREG by ubtraction. thed instruc- IOP is exe-	Des	scription:	location 'f' t by performi If the conte contents of instruction	o the contents ng an unsigne nts of 'f' are gr WREG then tl is discarded an stead making	d subtraction. eater than the ne fetched nd an NOP is
Word	ds:	1			Wo	rds:	1		
Cycl	es:	1 (2)				les:	1 (2)		
QC	cle Activity:					cycle Activity:	• (=)		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation		Decode	Read	Process	No
lf ski	p:	register i	Dulu	oporation			register 'f'	Data	operation
	Q1	Q2	Q3	Q4	lf sl	•			
	No	No	No	No		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No operation	No operation	No operation	No operation
	<u>nple</u> :	NEQUAL EQUAL	CPFSEQ REG : :		Exa	ample:	HERE NGREATER GREATER	CPFSGT RE	
	Before Instru PC Addre		22			Before Instru	uction		
	WREG REG	ess = HE = ? = ?	RE			PC WREG		dress (HERE)	
	After Instruct If REG PC If REG PC	= Wi = Ad ≠ Wi	REG; dress (EQUAL REG; dress (NEQUA			After Instruc If REG PC If REG PC	> Wi = Ad ≤ Wi	REG; dress (great REG; dress (ngrea	

-	skip if f <					
Syntax:	[label] C					
Operands:	$0 \le f \le 255$	5				
Operation:	skip if (f) <	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)				
Status Affected:	None					
Encoding:	0011	0000 ff	ff ffff			
Description:	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruction.					
Words:	1	ISHUCION.				
Cycles:	1 (2)					
Q Cycle Activity:	1 (2)					
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	No operation			
If skip:						
Q1	Q2	Q3	Q4			
No operation	No	No operation	No operation			
operation	operation	operation	operation			
Example:	HERE (NLESS LESS					
Before Instru	ction					
PC W	= Ad = ?	dress (HERE))			
After Instruct If REG PC If REG PC	ion < ₩ = Ad ≥ ₩	REG; dress (LESS) REG; dress (NLESS				

DAW	Decimal A	Adjust WRE	G Register			
Syntax:	[<i>label</i>] DA	AW f,s				
Operands:	0 ≤ f ≤ 255 s ∈ [0,1]	5				
Operation:	[™] WREG< else	3:0> >9] .OR. <3:0> + 6 → f <3:0> → f<3:0	<3:0>, s<3:0>;			
	[¯] WREG< else	If [WREG<7:4> >9] .OR. [C = 1] then WREG<7:4> + 6 \rightarrow f<7:4>, s<7:4> else WREG<7:4> \rightarrow f<7:4>, s<7:4>				
Status Affected:	С					
Encoding:	0010 111s ffff fff					
Description:	DAW adjusts the eight bit value in WREG resulting from the earlier addi- tion of two variables (each in packed BCD format) and produces a correct packed BCD result. s = 0: Result is placed in Data memory location 'f' and WREG. s = 1: Result is placed in Data memory location 'f'.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write register 'f' and other specified register			
Example1:	DAW REG	G1, O				
Before Instru WREG REG1 C DC	uction = 0xA5 = ?? = 0 = 0					
After Instruc WREG	tion = 0x05					

REG1 = С DC Example 2: **Before Instruction** WREG = 0xCE REG1 = ??

0
0
0x24
0x24
1
0

0x05

0 =

= 1

DECF	Decrement f				
Syntax:	[label] DECF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$				
Operation:	(f) – 1 \rightarrow (dest)				
Status Affected:	OV, C, DC, Z				
Encoding:	0000 011d	ffff ffff			
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.				
Words: 1					
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3	Q4			
Decode	Read Process register 'f' Data	Write to destination			
Example:	DECF CNT, 1				
Before Instru	tion				
CNT Z	= 0x01 = 0				
After Instructi CNT Z	on = 0x00 = 1				

DECFSZDecrement f, skip if 0Syntax:[label] DECFSZ f,dOperands: $0 \le f \le 255$ $d \in [0,1]$ Operation:(f) - 1 \rightarrow (dest); skip if result = 0Status Affected:NoneEncoding: 0001 $011d$ ffff ffffDescription:The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.Words:1Cycles:1(2)Q Cycle Activity:Q3Q1Q2Q3Q4DecodeRead register 'f'ProcessWrite to destinationIf skip:Q1Q1Q2Q3Q4NoNoNoNooperationoperationoperationoperationexample:HEREMZERO ZEROBefore Instruction	DECESZ Decrement 6 akin if 0						
$\begin{array}{llllllllllllllllllllllllllllllllllll$							
skip if result = 0 Status Affected: None Encoding: 0001 011d ffff ffff Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation peration	•	0 ≤ f ≤ 255		•			
Encoding: 0001 011d ffff ffff Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f' Process Write to destination If skip: Q1 Q2 Q3 Q4 Decode Read register 'f' Process Write to destination If skip: Q1 Q2 Q3 Q4 Decode Read register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation operation Example: HERE DECFSZ CNT, 1 GOTO HERE	Operation:						
Description: The contents of register 'f' are decremented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 No No No No No Q1 Q2 Q3 Q4 Example: HERE DECFSZ CNT, 1 GOTO HERE NZERO ZERO	Status Affected:	None					
mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination If skip: Q1 Q2 Q3 Q4 No No No No No If skip: HERE DECFSZ CNT, 1 GOTO HERE MZERO ZERO	Encoding:	0001	011d ff	ff ffff			
Cycles: 1(2) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No No operation operation operation Example: HERE DECFSZ CNT, 1 GOTO HERE NZERO ZERO	Description:	mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead mak-					
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation Example: HERE DECFSZ CNT, 1 GOTO HERE NZERO ZERO	Words: 1						
Q1 Q2 Q3 Q4 Decode Read register 'f' Process Data Write to destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation operation Example: HERE DECFSZ GOTO CNT, 1 HERE NZERO ZERO NZERO	Cycles:	1(2)					
Decode Read register 'f' Process Data Write to destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation operation Example: HERE DECFSZ GOTO CNT, 1 HERE	Q Cycle Activity:						
register 'f Data destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation operation Example: HERE DECFSZ CNT, 1 NZERO ZERO ZERO	Q1	Q2	Q3	Q4			
Q1 Q2 Q3 Q4 No No No No operation operation operation operation Example: HERE DECFSZ GOTO CNT, 1 HERE NZERO ZERO NZERO NZERO	Decode						
No No No No operation operation operation operation Example: HERE DECFSZ CNT, 1 GOTO HERE NZERO ZERO	lf skip:						
operation operation operation operation Example: HERE DECFSZ CNT, 1 GOTO HERE NZERO ZERO	Q1	Q2	Q3	Q4			
GOTO HERE NZERO ZERO			-				
ZERO	Example:	HERE		-			
PC = Address (HERE)			(HERE)				
After Instruction CNT = CNT - 1 If CNT = 0; COC 4ddcccc (UEDE)	CNT If CNT	= CNT - 1 = 0;					
$PC = Address (HERE)$ If CNT $\neq 0$; $PC = Address (NZEPO)$	If CNT	≠ 0;					

PC = Address (NZERO)

DCFS	NZ	Decreme	ent f, ski	p if not	0	
Syntax	x:	[<i>label</i>] D	CFSNZ	f,d		
Opera	inds:	0 ≤ f ≤ 25 d ∈ [0,1]	5			
Opera	ition:	(f) – 1 \rightarrow skip if no				
Status	Affected:	None				
Encod	ling:	0010	011d	ffff	ffff	
Descri	iption:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead mak- ing it a two-cycle instruction.				
Words	3:	1				
Cycles: 1(2)						
Q Cyc	le Activity:					
_	Q1	Q2	Q	3	Q4	
	Decode	Read	Proce Dat		Write to estination	
If skip:		register 'f'	Dai	a u	esunation	
n onip	Q1	Q2	Q	3	Q4	
	No operation	No operation	No opera		No operation	
Exam	<u>ple</u> :	HERE ZERO NZERO	DCFSNZ :	TEMP,	1	
В	efore Instru TEMP_V		?			
A	fter Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = VALUE = =	0; Addre 0;	P_VALUE SS (ZER SS (NZE)	D)	

Syntax:	[label]	GOTO k			
Operands:	0 ≤ k ≤ 81	91			
Operation:	k → PC<1 k<12:8> – PC<15:13:	> PCLATH			
Status Affected:	None				
Encoding:	110k	kkkk }	kkk	kkkk	
Description:	anywhere w The thirteer loaded into upper eight	GOTO allows an unconditional branch anywhere within an 8K page boundary. The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.			
Words:	1				
words.					
Cycles:	2				
	2				
Cycles:	2 Q2	Q3		Q4	
Cycles: Q Cycle Activity:	_	Q3 Process Data	Wr	Q4 ite to PC	
Cycles: Q Cycle Activity: Q1 Decode No	Q2 Read literal 'k' No	Process Data No	-	ite to PC	
Cycles: Q Cycle Activity: Q1 Decode No operation	Q2 Read literal 'k' No operation	Process Data No operation	-	ite to PC	
Cycles: Q Cycle Activity: Q1 Decode No	Q2 Read literal 'k' No operation	Process Data No operation	-	ite to PC	

INC	F	Incremen	it f			
Synt	ax:	[label]	INCF f	,d		
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5			
Ope	ration:	(f) + 1 \rightarrow	(dest)			
Stat	us Affected:	OV, C, DC	C, Z			
Enco	oding:	0001	010d	fff	f	ffff
Des	cription:	The conten mented. If ' WREG. If 'o back in reg	d' is 0 the	e resul	t is pla	aced in
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3	(Q4
	Decode	Read register 'f'	Proce Dat			ite to nation
<u>Exa</u>	mple:	INCF	CNT,	1		
	Before Instru	uction				
	CNT	= 0xFF				
	Z C	= 0 = ?				
	After Instruc CNT Z C	tion = 0x00 = 1 = 1				

INC	FSZ	Incremen	t f, skip if ()			
Synt	ax:	[label]	INCFSZ f,	d			
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]	5				
Ope	ration:	(f) + 1 \rightarrow (skip if resu	. ,				
Stat	us Affected:	None					
Enco	oding:	0001	111d f:	fff	ffff		
Des	cription:	mented. If 'd WREG. If 'd back in regi If the result which is alr and an NOF	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.				
Words: 1							
Cycl	es:	1(2)					
QC	vcle Activity:						
	Q1	Q2	Q3	(Q4		
	Decode	Read	Process		ite to		
14 - 14		register 'f'	Data	desti	nation		
lf sk	ip: Q1	Q2	Q3	C	24		
	No	No	No	-	No		
	operation	operation	operation	ope	ration		
<u>Exa</u>	<u>mple</u> :	NZERO	INCFSZ (:	CNT, 1			
	Before Instru	uction					
	PC	= Address	S (HERE)				
After Instruction CNT = CNT + 1 If CNT = 0; PC = Address(ZERO) If CNT ≠ 0; PC = Address(NZERO)							

INFS	NZ	Incremen	t f, skip i	if not 0		
Synta	IX:	[<i>label</i>] IN	NFSNZ 1	f,d		
Opera	ands:	0 ≤ f ≤ 255 d ∈ [0,1]	5			
Opera	ation:	(f) + 1 \rightarrow (skip if not				
Status	s Affected:	None				
Enco	ding:	0010	010d	ffff	ffff	
Descr	ription:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.				
			le instructi	ion.		
Word		1				
Cycle		1(2)				
Q Cyo	cle Activity:					
Г	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data	-	Vrite to stination	
⊥ If skip):	regiotor r	Data			
	Q1	Q2	Q3		Q4	
	No operation	No operation	No operatio	on op	No peration	
<u>Exam</u>	ple:	HERE ZERO NZERO	INFSNZ	REG, 1		
E	Before Instru REG	iction = REG				
Д	After Instruct REG If REG PC If REG PC	= REG + = 1; = Address = 0;	1 5 (ZERO) 5 (NZERO))		

IORLW	Inclusive	OR Lite	eral v	vith	WREG
Syntax:	[label]	IORLW	k		
Operands:	$0 \le k \le 25$	55			
Operation:	(WREG)	.OR. (k)	\rightarrow (N	/RE	G)
Status Affected:	Z				
Encoding:	1011	0011	kk}	ĸk	kkkk
Description:	escription: The contents of WREG are OR'ed wi the eight bit literal 'k'. The result is placed in WREG.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	_	Q4
Decode	Read literal 'k'	Process Data		-	Vrite to VREG
Example:	IORLW	0x35			
Before Instru WREG	uction = 0x9A				
After Instruc	tion				

WREG = 0xBF



LCALL LOW(SUBROUTINE)

16-bit Address

= Address (SUBROUTINE)

= ?

Before Instruction SUBROUTINE =

After Instruction PC

PC

IORWF	Inclusive		with f	LCA	LL	Long Cal	I		
Syntax:	[label]	ORWF f,d		Synt	tax:	[label]	LCALL k		
Operands:	0 ≤ f ≤ 255	5		Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$		
	d ∈ [0,1]	d ∈ [0,1]		Ope	ration:	PC + 1 \rightarrow	PC + 1 \rightarrow TOS;		
Operation:	(WREG) .	(WREG) .OR. (f) \rightarrow (dest)				$k \rightarrow PCL$,	$k \to PCL,(PCLATH) \to PCH$		
Status Affected:	Z			Stat	us Affected:	None			
Encoding:	0000	100d ff	ff ffff	Enc	oding:	1011	0111 k	kkk kkkk	
Description:	'd' is 0 the r	R WREG with esult is placed esult is placed		Des	cription:	tine call to gram mem First, the re	anywhere wit ory space. eturn address		
Words:	1							A 16-bit desti-	
Cycles:	1							ower 8-bits of	
Q Cycle Activity:								is embedded in	
Q1	Q2	Q3	Q4					er 8-bits of PC holding latch,	
Decode	Read	Process	Write to			PCLATH.		j ,	
	register 'f'	Data	destination	Wor	ds:	1			
Example:	IORWF RI	ESULT, 0		Cyc	es:	2			
Before Instru	uction			QC	ycle Activity:				
RESULT	••				Q1	Q2	Q3	Q4	
WREG	= 0x91				Decode	Read literal 'k'	Process Data	Write register PCL	
After Instruc RESULT					No	No	No	No	
WREG	= 0x93				operation	operation	operation	operation	
				Exa	mple:		IGH(SUBROU REG, PCLAI		

MOVFP	Move f to	Move f to p				
Syntax:	[label]	<i>I</i> OVFP	f,p			
Operands:	00	0 ≤ f ≤ 255 0 ≤ p ≤ 31				
Operation:	$(f) \to (p)$					
Status Affected:	None					
Encoding:	011p	pppp	ffff	ffff		
Description:	Move data from data memory location 'f' to data memory location 'p'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.					
	Either 'p' o special situ		e WREG	(a useful		
	MOVFP is particularly useful for transfer- ring a data memory location to a periph- eral register (such as the transmit buffer or an I/O port). Both 'f' and 'p' can be indirectly addressed.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Dat		Write egister 'p'		

Example:	MOVFP	REG1,	REG2
Defense la sta			

Before Instruction	on	
REG1	=	0x33,
REG2	=	0x11
After Instruction REG1 REG2	= =	0x33, 0x33

Syntax:	[label]	MOVLB	k		
Operands:	$0 \le k \le 15$	5			
Operation:	$k \rightarrow (BSF)$	$k \rightarrow (BSR < 3:0>)$			
Status Affected:	None				
Encoding:	1011	1000	uuuu	ı kkkk	
Description:	The four bi Bank Select low 4-bits of are affecte is unchang encode the	ct Registe of the Bar d. The up ed. The a	er (BSR nk Seleo per half assembl). Only the ct Register f of the BSR	
			sas u.		
Words:	1		s as 0.		
Words: Cycles:			5 d5 U.		
	1		as u.		
Cycles:	1	Qa		Q4	
Cycles: Q Cycle Activity:	1 1		3 ess i a	Q4 Write literal 'k' to BSR<3:0>	

0x25 (Bank 5)

After Instruction BSR register =

MO	/LR	Move Lite BSR	eral to h	igh nibb	le in
Synt	tax:	[label]	MOVLR	k	
Ope	rands:	$0 \le k \le 15$			
Ope	ration:	$k \rightarrow (BSR)$	<7:4>)		
Stat	us Affected:	None			
Enc	oding:	1011	101x	kkkk	uuuu
Des	cription:	The 4-bit lit most signif Select Reg 4-bits of the are affected BSR is unc will encode	icant 4-bi ister (BSI e Bank So d. The low changed.	ts of the B R). Only th elect Regi ver half of The assen	ank ie high ster the
Wor	ds:	1			
Cycl	les:	1			
QC	vcle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'	Proce Data	a lite	Write ral 'k' to iR<7:4>
<u>Exa</u>	mple:	MOVLR 5	5		
	Before Instru BSR regi		22		
	After Instruct BSR regi		52		

MO\	/LW	Move Literal to WREG				
Synt	ax:	[label]	[<i>label</i>] MOVLW k			
Ope	rands:	$0 \le k \le 2$	55			
Ope	ration:	$k \rightarrow (WR$	EG)			
Stat	us Affected:	None				
Enco	oding:	1011	0000	kkkl	k kkkk	
Des	cription:	The eight bit literal 'k' is loaded into WREG.				
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read literal 'k'	Proce Data		Write to WREG	
_			0 5-			

Example: MOVLW 0x5A

After Instruction WREG = 0x5A

MOVPF	Move p to	o f			
Syntax:	[<i>label</i>] N	[<i>label</i>] MOVPF p,f			
Operands:	0 = 1 = 20	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq p \leq 31 \end{array}$			
Operation:	$(p) \to (f)$	$(p) \rightarrow (f)$			
Status Affected:	Z				
Encoding:	010p	pppp	ffff	ffff	
Description:	'p' to data r 'f' can be a space (00h to 1Fh. Either 'p' ou special situ MOVPF is p ring a perip or an I/O p	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh. Either 'p' or 'f' can be WREG (a useful special situation). MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca-			
	tion. Both 'f addressed.		can be ind	irectly	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read register 'p'	Proce Data		Write gister 'f'	
Example: MOVPF REG1, REG2 Before Instruction					

R۵	fora	Inetri	intin

Before Instructio	n	
REG1	=	0x11
REG2	=	0x33
After Instruction REG1	=	0x11
REG2	=	0x11

MOVWF	Move WR	EG to f			
Syntax:	[label]	[label] MOVWF f			
Operands:	$0 \le f \le 25$	$0 \le f \le 255$			
Operation:	(WREG) -	$(WREG) \rightarrow (f)$			
Status Affected:	None				
Encoding:	0000	0001	fff	f	ffff
Description:	Move data Location 'f' byte data s	can be a			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read register 'f'	Proce Data			Write gister 'f'
Example:	MOVWF	REG			
Before Instru WREG REG	uction = 0x4F = 0xFF				

After Instruc	tion	
WREG	=	0x4F
REG	=	0x4F

MULLW	Multiply I	Literal with	WREG	MULWF	Multiply	NREG with	f
Syntax:	[label]	MULLW k		Syntax:	[label]	MULWF f	
Operands:	$0 \le k \le 25$	5		Operands:	$0 \le f \le 25$	5	
Operation:	(k x WRE	G) \rightarrow PROD	H:PRODL	Operation:	(WREG x	f) \rightarrow PROD	H:PRODL
Status Affected:	None			Status Affecte	d: None		
Encoding:	1011	1100 kk	kk kkkk	Encoding:	0011	0100 ff	ff ffff
Description:	out betwee and the 8-b result is pla register pa high byte. WREG is u None of the Note that n is possible	ed multiplicatio in the contents bit literal 'k'. Th aced in PRODI ir. PRODH com anchanged. e status flags a leither overflow in this operati ssible but not	e 16-bit H:PRODL ttains the are affected. v nor carry on. A zero	Description:	out betwee and the reg 16-bit resu PRODH:PI PRODH cc Both WRE None of th Note that r is possible	ad multiplication on the contents gister file locat It is stored in t RODL register ontains the hig G and 'f' are u e status flags leither overflow in this operati ssible but not	s of WREG ion 'f'. The he pair. h byte. nchanged. are affected. w nor carry on. A zero
Words:	1			Words:	1		
Cycles:	1			Cycles:	1		
Q Cycle Activity:				Q Cycle Activit	y:		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL	Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
Example:	MULLW	0xC4		Example:	MULWF	REG	
Before Instru WREG PRODH PRODL After Instruc WREG PRODH PRODL	= 0; = ? = ? tion = 0; = 0;	kE2 kC4 kAD k08		Before Ins WREG PROD PROD After Instr WREG REG PROD PROD	G = 0; = 0; DH = ?; DL = ?; uction G = 0; DH = 0;	xC4 xB5 xC4 xB5 x8A x8A x84	

NEGW		Negate W			
Syntax:		[<i>label</i>] N	EGW	f,s	
Operands:		0 ≤ f ≤ 255 s ∈ [0,1]	5		
Operation:		WREG +			
Status Affe	cted:	OV, C, DC	, Z		
Encoding:		0010	110s	ffff	ffff
Description	:	WREG is n ment. If 's' i WREG and 's' is 1 the r memory loo	s 0 the re data me esult is p	esult is pla mory loca	aced in ation 'f'. If
Words:		1			
Cycles:		1			
Q Cycle Ac	tivity:				
Q	1	Q2	Q	3	Q4
Deco	ode	Read register 'f'	Proce Dat	a re ai	Write egister 'f' nd other pecified egister
Example:		NEGW R	EG,0		
Before WI RE	REG	= 0011 1	.010 .011	[0x3A [0xAE	
After Ir Wi RE	REG	ion = 1100 0 = 1100 0		[0xC6 [0xC6	-

00
on

Example:

None.

RET	FIE	Return fro	om Inter	rrupt			RET	LW
Synt	ax:	[label]	RETFIE			_	Synt	ax:
Ope	rands:	None					Ope	rands:
Ope	ration:	TOS \rightarrow (P 0 \rightarrow GLIN	TD;				Ope	ration:
_		PCLATH is	s uncha	ngea.			State	us Affected:
Stat	us Affected:	GLINTD				_	Enco	oding:
Enco	oding:	0000	0000	0000	0101		Des	cription:
Des	cription:	Return from and Top of PC. Interrup the GLINTE interrupt dis	Stack (TC ots are er) bit. GLI	DS) is lo nabled b NTD is t	aded in th y clearing he global	e	Wor	de:
Wor	ds:	1					Cycl	
Cycl	es:	2					,	
	vcle Activity:	-					QC	cle Activity:
QU	Q1	Q2	Q3		Q4			Q1 Decode
	Decode	No	Clea		POP PC			Decode
	Decode	operation	GLIN		rom stack			
	No	No	No		No			
	operation	operation	operat	ion	operation			No operation
	<u>mple</u> : After Interrup PC GLINTD	= TOS					<u>Exar</u>	nple:

RET	LW	Return Li	teral to	WREG	
Synt	ax:	[label]	RETLW	k	
Dpe	rands:	0 ≤ k ≤ 25	5		
Ope	ration:	$k \rightarrow (WRE)$ PCLATH i);
Statu	us Affected:	None			
Enco	oding:	1011	0110	kkkk	kkkk
Deso	cription:	WREG is lo 'k'. The pro the top of th The high a remains un	gram cou ne stack (ddress la	inter is loa the return tch (PCLA	ided from address).
Nord	ds:	1			
Cycl	es:	2			
	cle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read literal 'k'	Proce Data	a fro V	OP PC m stack, Vrite to WREG
	No	No	No		No
	operation	operation	operat	tion of	peration
<u>Exar</u>	<u>nple</u> :	: TABLE ADDWF P RETLW k RETLW k	; 0: ; W1 ; t; C ; WR 0 ; Beg	EG contain ffset valu REG now h able valu EG = offse gin table	ue as e
		:			
	Before Instru WREG	RETLW k Iction = 0x07	n ; En	d of table	e
	After Instruct WREG		f k7		

RET	URN	Return fr	om Subrouti	ine
Synt	ax:	[label]	RETURN	
Ope	rands:	None		
Ope	ration:	$TOS\toP$	C;	
State	us Affected:	None		
Enco	oding:	0000	0000 000	00 0010
Des	cription:	popped an	n subroutine. T d the top of the ito the program	e stack (TOS)
Wor	ds:	1		
Cycl	es:	2		
QC	cle Activity:			
	Q1	Q2	Q3	Q4
	Decode	No	Process	POP PC
		operation	Data	from stack
	No	No	No	No
	operation	operation	operation	operation

Example:	RETURN

After Interrupt PC = TOS

RLCF		eft f throu	<u> </u>	' y
Syntax:	[label]	RLCF f,	d	
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in [0,1] \end{array}$	5		
Operation:	$f < n > \rightarrow d$ $f < 7 > \rightarrow 0$ $C \rightarrow d < 0$;		
Status Affected:	С			
Encoding:	0001	101d	ffff	fffi
		is 0 the res		
	WREG. If back in reg			
Words:	back in reg	gister 'f'.		
Words: Cycles:	back in reg	gister 'f'.		
	back in reg	gister 'f'.		
Cycles:	back in reg	gister 'f'.		Q4
Cycles: Q Cycle Activity:	back in reg C 1 1	gister 'f'. ⊢regis	ter f]•
Cycles: Q Cycle Activity: Q1	back in ree C 1 1 Q2 Read register 'f'	gister 'f'. regis Q3 Process	ter f] ← Q4 rite to

er Instruc	tion		
REG	=	1110	0110
WREG	=	1100	1100
С	=	1	

RLNCF	Rotate L	eft f (no car	ry)	RRCF
Syntax:	[label]	RLNCF f,d	l	Syntax:
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	5		Operand
Operation:	$f < n > \rightarrow d$ $f < 7 > \rightarrow d$,		Operatio
Status Affected:	None			
Encoding:	0010	001d fi	ff ffi	Status A
Description:	one bit to t placed in \	nts of register the left. If 'd' is WREG. If 'd' is k in register 'f	0 the result 1 the result	is Descript
		register	f 🚽	ĺ
Words:	1			
Cycles:	1			
Q Cycle Activity:				Words:
Q1	Q2	Q3	Q4	Cycles:
Decode	Read register 'f'	Process Data	Write to destination	
Example:	RLNCF	REG, 1		
Before Instru				Example
C REG	= 0 = 1110 1	011		Bef
After Instruc				Den
C REG	= = 1101 0	0111		Afte

RRC	F	Rotate R	ight f th	rough (Carry
Synt	ax:	[label]	RRCF	f,d	
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	5		
Ope	ration:	$f < n > \rightarrow d$ $f < 0 > \rightarrow C$ $C \rightarrow d < 7$;		
State	us Affected:	С			
Enco	oding:	0001	100d	ffff	ffff
Des	cription:	The conter one bit to t Flag. If 'd' i WREG. If 'd back in reg	he right the s 0 the re d' is 1 the jister 'f'.	nrough th sult is pla	e Carry aced in
Wor	ds:	1			
Cycl	es:	1			
QC	vcle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read register 'f'	Proce Data		Write to estination
<u>Exar</u>	<u>mple</u> :	RRCF REG	1,0		
	Before Instru	iction			
	REG1 C	= 1110 = 0	0110		
	After Instruct REG1	tion = 1110	0110		

RRNCF	Rotate F	Rotate Right f (no carry)			
Syntax:	[label]	RRNCF f	,d		
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	55			
Operation:	$f < n > \rightarrow c$ $f < 0 > \rightarrow c$				
Status Affected:	None				
Encoding:	0010	000d f	fff ffff		
Description:	one bit to placed in	The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.			
		► regis	ter f		
Nords:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
xample 1:	RRNCF	REG, 1			
Before Instru WREG REG	iction = ? = 1101	0111			
After Instruc WREG REG	tion = 0 = 1110	1011			
Example 2:	RRNCF	REG, 0			
Before Instru WREG REG	iction = ? = 1101	0111			
After Instruc WREG REG	tion = 1110 = 1101				

SET	F	Set	tf				
Synt	ax:	[la	bel]	SETF	f,s		
Ope	rands:		f ≤ 255 [0,1]	5			
Ope	ration:		$h \rightarrow f;$ $h \rightarrow d$				
Stat	us Affected:	No	ne				
Enco	oding:	C	010	101s	fff	f	ffff
Des	cription:	'f' a only	nd WRE	oth the da EG are se ta memo	et to F	Fh. lf	's' is 1
Wor	ds:	1					
Cycl	es:	1					
QC	vcle Activity:						
	Q1	(ຸລ2	Q3	3		Q4
	Decode		ead ster 'f'	Proce Dat		reg and spe	Vrite ister 'f' d other ecified gister
<u>Exa</u>	mple1:	SEI	rf i	REG, 0			
	Before Instru REG WREG After Instruc	= =	0xDA 0x05				
Exai	REG WREG mple <u>2</u> :		0xFF 0xFF	REG, 1			
	Before Instru REG WREG	=	0xDA 0x05				
	After Instruc REG WREG	=	0xFF 0x05				

SLEEP	Enter SL	EEP mode					
Syntax:	[label] S	SLEEP					
Operands:	None						
Operation:							
Status Affected:	TO, PD						
Encoding:	0000	0000 00	00 0011				
Description:	cleared. The set. Watch postscaler The proce	r-down status he time-out sta idog Timer and r are cleared. issor is put into the oscillator	tus bit (TO) is d its				
Words:	1						
Cycles:	1	1					
Q Cycle Activity	:						
Q1	Q2	Q3	Q4				
Decode	No operation	Process Data	Go to sleep				
Example:	SLEEP						
Before Inst TO = PD =	ruction ? ?						
After Instru TO = PD =	ction 1 † 0	ais hit is cloa	rod				

† If WDT causes wake-up, this bit is cleared

SUBLW	5	Subti	ract	WREG	from	ı Lit	eral
Syntax:	[labe	/] 5	SUBLW	k		
Operands:	(J≤k	- ≤25	55			
Operation:	ł	< – (V	VRE	$(G) \rightarrow (N)$	NRE	G)	
Status Affected:		ov, c				-,	
Encoding:	Γ	101		0010	kkł	k	kkkk
Description:	1		'k'. T	subtracte he result			e eight bit in
Words:		1					
Cycles:		1					
Q Cycle Activity:							
Q1	-	Q2		Q3			Q4
Decode		Read teral 'l	‹ '	Proce Data			Vrite to WREG
Example 1:	5	SUBLW	v (x02			
Before Instru	ictio	n					
WREG	=	1					
С	=	?					
After Instruct WREG C Z	tion = = =	1 1 0	; re	esult is po	ositive	1	
Example 2:							
Before Instru WREG	1Ctio =	n 2					
C	=	?					
After Instruct WREG C Z Example 3:	tion = = =	0 1 1	; re	esult is ze	ero		
Before Instru	uctio	n					
WREG C	=	3 ?					
After Instruc	tion						
WREG C Z	= = =	FF 0 0		's comple sult is ne			

SUBV	VF	Subtra	ct WREG from	n f	SU	BWFB	Subtrac	t WREG from	n f with
Synta	x:	[label]	SUBWF f,d			bwi b	Borrow		
Opera	inds:	0 ≤ f ≤ 2	255		Syr	ntax:	[label]	SUBWFB f,	d
		d ∈ [0, ′]		Op	erands:	$0 \le f \le 2$		
Opera	ition:	(f) – (W	$) \rightarrow (dest)$		0-		d ∈ [0,1]	-	
Status	Affected:	OV, C,	DC, Z		•	eration:		$-\overline{C} \rightarrow (dest)$	
Encoc	ling:	0000	010d ff:	ff ffff		tus Affected:	OV, C, E		
Descr	iption:		WREG from reg			coding:	0000	001d ff:	
			nent method). If stored in WREG		De	scription:		WREG and the from register 'f'	
			stored back in re				ment me	thod). If 'd' is 0 t	he result is
Words	8:	1						WREG. If 'd' is ack in register 'f'	
Cycles	s:	1			Wo	rds:	1	ion in regiotor i	•
Q Cyc	le Activity:					cles:	1		
	Q1	Q2	Q3	Q4	,	Cycle Activity:	-		
	Decode	Read register 'f'	Process Data	Write to destination		Q1	Q2	Q3	Q4
		_ register :	Bala	accunation	I	Decode	Read	Process	Write to
Exam	<u>ple 1</u> :	SUBWF	REG1, 1				register 'f'	Data	destination
В	efore Instru				Ev	ample 1:	SUBWFB	REG1, 1	
	REG1 WREG	= 3 = 2				Before Instru		REGI, I	
	C	= 2				REG1	= 0x19	(0001 100	1)
A	fter Instruc	tion				WREG	= 0x0D	(0000 110	
	REG1 WREG	= 1 = 2				C After Instruct	= 1		
	C	= 2	; result is positiv	/e		After Instruc REG1	= 0x0C	(0000 101	1)
	Z	= 0				WREG	= 0x0D	(0000 110	,
Exam	<u>ple 2</u> :					C Z	= 1 = 0	; result is po	ositive
В	efore Instru				Fxa	ample2:	SUBWFB	REG1,0	
	REG1 WREG	= 2 = 2				Before Instru		11201/0	
	C	= ?				REG1	= 0x1B	(0001 101	
A	fter Instruc					WREG C	= 0x1A = 0	(0001 101	0)
	REG1 WREG	= 0 = 2				After Instruc	Ũ		
	С	= 1	; result is zero			REG1	= 0x1B	(0001 101	1)
	Z	= 1				WREG C	= 0x00 = 1	, requit in the	
Exam	<u>ple 3</u> :					z	= 1	; result is ze	10
В	efore Instru REG1	uction = 1			Exa	ample3:	SUBWFB	REG1,1	
	WREG	= 1				Before Instru	uction		
	С	= ?				REG1	= 0x03	(0000 001	
A	fter Instruc					WREG C	= 0x0E = 1	(0000 110	1)
	REG1 WREG	= FF = 2				After Instruc	-		
	C	= 0	; result is negat	ve		REG1	= 0xF5		0) [2's comp]
	Z	= 0				WREG C	= 0x0E = 0	(0000 110 ; result is ne	
						z	= 0	,	

SWA	PF	Swap f			
Synt	ax:	[label]	SWAPF	f,d	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Oper	ation:	$f < 3:0 > \rightarrow f < 7:4 > \rightarrow$,	
Statu	is Affected:	None			
Enco	oding:	0001	110d	ffff	ffff
Desc	cription:	The upper 'f' are excha placed in W placed in re	anged. If VREG. If	'd' is 0 th d' is 1 th	e result is
Word	ls:	1			
Cycle	es:	1			
QCy	cle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read register 'f'	Proce Dat		Write to estination
Exan	nple:	SWAPF I	REG,	0	
l	Before Instru REG	ction = 0x53			
	After Instruct REG	ion = 0x35			

TABLRD	Table Rea	ad					
Syntax:	[label]	[label] TABLRD t,i,f					
Operands:	$0 \le f \le 255$ i $\in [0,1]$ t $\in [0,1]$	5					
Operation:	If t = 0, TBLAT Prog Men If i = 1, TBLPT If i = 0,	If t = 1, TBLATH \rightarrow f; If t = 0, TBLATL \rightarrow f; Prog Mem (TBLPTR) \rightarrow TBLAT; If i = 1, TBLPTR + 1 \rightarrow TBLPTR If i = 0, TBLPTR is unchanged					
Status Affected	: None	None					
Encoding:	1010	10ti :	Efff	ffff			
Description:	is mov If t = 1	 A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 1: the high byte is moved; If t = 0: the low byte is moved 					
	 Then the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) is loaded into the 16-bit Table Latch (TBLAT). If i = 1: TBLPTR is incremented; If i = 0: TBLPTR is not incremented 						
Words:	1						
Cycles:	2 (3 cycle	2 (3 cycle if f = PCL)					
Q Cycle Activity	/:						
Q1	Q2	Q3	C	Q 4			
Decode	Read register TBLATH or TBLATL	Process Data		'rite ster 'f'			

No

operation

No

operation

(Table Pointer on Address bus) No

operation

No operation (OE goes low)

TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(TBLPTR)	=	0x1234
After Instruction	on (table v	vrite co	mpletion)
REG		=	0xAA
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA357
MEMORY(TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(TBLPTR)	=	0x1234
After Instruction	on (table v	vrite co	mpletion)
REG		=	0x55
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA356
MEMORY(TBLPTR)	=	0x1234

TABLWT	Table Wri	te	
Syntax:	[label]	rablwt t,i	i,f
Operands:	0 ≤ f ≤ 255 i ∈ [0,1] t ∈ [0,1]	5	
Operation:	lf i = 1, TBLPT lf i = 0,	LATH;	
Status Affected	: None		
Encoding:	1010	11ti i	ffff ffff
voltag memo If MCI the pr	latch (If t = 1 If t = 0 2. The cc to the pointe If TBI progra If TBL EPRC instruct an inte ICLR/VPP pin n e for successfor ry. R/VPP = VDD rogramming set	TBLAT) : load into h contents of TI program mu d to by TBL LPTR points am memory struction tak PTR points DM locatio ction is terre errupt is rec nust be at ti ul programm quence of i	by byte BLAT is written emory location PTR is to external location, then ises two-cycle to an internal n, then the minated when
			not be affected.
	cally i If i = 1	ncremented ; TBLPTR incremen	is not
Words:	1		
Cycles:		write is to program me	
Q Cycle Activity	-		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write
Decode	register 'f'	Data	register TBLATH or TBLATL
No	No	No	No
operation	operation	operation	operation

TABLWT	Table Write	
Example1:	TABLWT 1, 1,	REG
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY	= = = =	0x53 0xAA 0x55 0xA356 0xFFFF
REG TBLATH TBLATL TBLPTR	on (table write co = = = = (TBLPTR - 1) =	mpletion) 0x53 0x53 0x55 0xA357 0x5355
Example 2:	TABLWT 0, 0,	REG
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY	= = = (TBLPTR) =	0x53 0xAA 0x55 0xA356 0xFFFF
After Instruction REG TBLATH TBLATL TBLPTR MEMORY	on (table write co = = = = (TBLPTR) =	mpletion) 0x53 0xAA 0x53 0xA356 0xAA53
Program Memory	15 TBLPTR 15 8 7	0 Data Memory

÷.

TBLAT

8 bits

TLR	D	Та	ble Late	ch Read	b				
Synt	ax:	[/	abel] 1	LRD t,f					
Ope	rands:		$0 \le f \le 255$						
			[0,1]						
Ope	ration:	lf	t = 0, TBLAT	$L \rightarrow f;$					
		lf	t = 1,						
			TBLAT	$H \to f$					
State	us Affected:	No	one						
Enco	oding:		1010	00tx	fff	f ffff			
Des	cription:	Read data from 16-bit table latch (TBLAT) into file register 'f'. Table L is unaffected.							
			t = 1; high		read				
			t = 0; low						
						conjunction			
		wi		D to tran	sfer da	ita from pro-			
Wor	ds:	1							
Cycl	es:	1							
	vcle Activity:								
Q O	Q1		Q2	Q3	2	Q4			
	Decode	F	Read	Proce		Write			
	2000000		gister	Dat		register 'f'			
			_ATH or						
		TE	BLATL						
<u>Exar</u>	mple:	TI	RD 1	t, RAM					
	Before Instru	uction	า						
	t	=	0						
	RAM	=	?	-					
	TBLAT	=	0x00AF	· ·	TH = 0 TL = 0				
	After Instruc								
	RAM TBLAT	=	0xAF	(TD) *	T U - 2				
	IBLAI	=	0x00AF	· ·	TH = 0 TL = 0				
	Before Instru	uction							
	t RAM	=	1 ?						
	TBLAT	=	ہ 0x00AF	(TBLA	TH = 0)x00)			
					TL = 0				
	After Instruc	tion							
	RAM	=	0x00						
	TBLAT	=	0x00AF	`	TH = 0 TL = 0				
	Program Memory		15	(2	Data Memory			
		-]) TE	BLPTR		÷ · · · · · ·			

- - - -

- - - - -

16 bits

8 7

÷.

TBLAT

0

15

16 bits

8 bits

TLWT		Tab	le Latc	h Write		тзт	FSZ	Test	f, sk	ip if O	
Syntax:		[lab	pel] T	LWT t,f		Synt	ax:	[lab	el] ¯	FSTFSZ f	
Operand	ls:	0 ≤ 1	f ≤ 255			Ope	rands:	0 ≤ f	≤ 25	5	
		t ∈ [[0,1]			Ope	ration:	skip	if f =	0	
Operatio	n:	lft=	'	A-T1		Statu	us Affected:	None	e		
		$f \rightarrow TBLATL;$ If t = 1,		Enco	oding:	00	11	0011 fff	f ffff		
			$^{-} \rightarrow TBL$	ATH		Desc	cription:	lf 'f' =	: 0, the	e next instruction	on, fetched
Status A	ffected:	Non	ne							current instruct d and an NOP	
Encoding	g:	10	010	01tx fff	f ffff					a two-cycle in	
Descripti	ion:	Data	a from fil	e register 'f' is	s written into	Word	ds:	1			
				ble latch (TBL		Cycl	es:	1 (2)			
				byte is writter byte is written	1	QC	cle Activity:				
				ion is used in	coniunction		Q1	Q	2	Q3	Q4
		with	TABLWI	to transfer d	ata from data		Decode	Rea		Process	No
			nory to p	program mem	ory.	lf alvi	<u>.</u>	regist	er 'f'	Data	operation
Words:		1				lf ski	ρ. Q1	Q	2	Q3	Q4
Cycles:		1					No	N		No	No
Q Cycle	Activity: Q1		2	Q3	Q4		operation	opera	ition	operation	operation
D	ecode	Re	ad iter 'f'	Process Data	Write register TBLATH or TBLATL	<u>Exar</u>	<u>nple:</u> Before Instru	HERE NZER ZERC	20	TSTFSZ CNT : :	2
Example	<u>.</u>	TLW	т t	, RAM			PC = Add	dress (I	iere)		
	ore Instru			,			After Instruct		0	00	
Bold	t	= 0					PC	=		00, Idress (ZERO)	
	RAM TBLAT		0xB7 0x0000	(TBLATH =	0x00)		If CNT PC	≠ =		00, Idress (NZERC	
		-		(TBLATL = 0			FU	-	AU	UIESS (NZERC))
Afte	r Instruc										
	RAM TBLAT		0xB7 0x00B7	(TBLATH = (TBLATL = (
Befo	ore Instru	uction									
	t RAM	= 1	1)xB7								
	RAM TBLAT	•	0x0000	(TBLATH = ((TBLATL = (,						
Afte	r Instruc	tion									
	RAM TBLAT		0xB7 0xB700	(TBLATH = (TBLATL = (

XORLW	Exclusiv WREG	Exclusive OR Literal with WREG						
Syntax:	[label])	[<i>label</i>] XORLW k						
Operands:	$0 \le k \le 2k$	55						
Operation:	(WREG)	.XOR. $k \rightarrow$	(WR	EG)				
Status Affected:	Z							
Encoding:	1011	0100 k	kkk	kkkk				
Description:		nts of WRE0 bit literal 'k'. WREG.						
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read literal 'k'	Process Data		Write to WREG				
Example: Before Instru WREG	iction)xAF						
After Instruct WREG	0/120							

XORWF Exclusive OR WREG with f								
Syntax:	[label]	[label] XORWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	0 ≤ f ≤ 255 d ∈ [0,1]						
Operation:	(WREG) .	XOR. (f)	\rightarrow (d	est)				
Status Affected:	Z							
Encoding:	0000	110d	fff	f ffff				
Description:	Exclusive C with registe stored in W stored back	er 'f'. If 'd' /REG. If '	is 0 the d' is 1 t	e result is the result is				
Words:	1	1						
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q	3	Q4				
Decode	Read register 'f'	Proce Dat		Write to destination				
Example:	XORWF	REG, 1						
Before Instru REG WREG	= 0xAF							

0x1A

0xB5

REG = WREG =

After Instruction REG =

NOTES:

19.0 DEVELOPMENT SUPPORT

19.1 Development Tools

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

19.2 <u>PICMASTER: High Performance</u> Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC14C000, PIC12CXXX, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

19.3 ICEPIC: Low-cost PICmicro™ In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

19.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

19.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

19.6 <u>PICDEM-1 Low-Cost PICmicro™</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

19.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

19.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICDEM-3 board to test firmware. Additional prottype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include

an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

19.9 <u>MPLAB™ Integrated Development</u> Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information

Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- · Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

19.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

19.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

19.12 <u>C Compiler (MPLAB-C17)</u>

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

19.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's $fuzzyLAB^{\rm TM}$ demonstration board for hands-on experience with fuzzy logic systems implementation.

19.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PICmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

19.15 <u>SEEVAL® Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

19.16 <u>KEELOQ® Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

		1			1			1		1		
	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C7XX	24CXX 25CXX 93CXX	HCSXXX
EMULATOR PROD	UCTS											
PICMASTER [®] / PICMASTER-CE In-Circuit Emulator	~	~	~	~	~	~	~	~	~	(PIC17C75X only) ✓		
MPLAB™-ICE										✓		
ICEPIC [™] Low-Cost In-Circuit Emulator	✓		~	~	~	~	~	~				
SOFTWARE PROD	DUCTS									1		
MPLAB™ Integrated Development Environment	✓	~	~	~	~	~	~	~	~	✓		
MPLAB™ C17 Compiler									✓	~		
<i>fuzzy</i> TECH [®] -MP Explorer/Edition Fuzzy Logic Dev. Tool	~	~	~	~	~	~	~	~	~			
MP-DriveWay™ Applications Code Generator			~	~	~	~	~	~	✓			
Total Endurance™ Software Model											~	
PROGRAMMERS												
PICSTART [®] Plus Low-Cost Universal Dev. Kit	~	~	~	~	~	~	✓	~	✓	✓		
PRO MATE [®] II Universal Programmer	~	~	~	~	~	~	~	~	~	~	~	~
KEELOQ [®] Programmer												✓
DEMO BOARDS												
SEEVAL [®] Designers Kit											✓	
PICDEM-1			✓	✓			✓		~			
PICDEM-2					✓	✓						
PICDEM-3								✓				
KEELOQ [®] Evaluation Ki	t											✓

20.0 PIC17C7 MXX ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

5	
Ambient temperature under bias55°C to +1	25°C
Storage temperature	50°C
Voltage on VDD with respect to Vss 0V to +	+7.5V
Voltage on MCLR with respect to Vss (Note 2)0.3V to -	+14V
Voltage on RA2 and RA3 with respect to Vss0.3V to +	⊦8.5V
Voltage on all other pins with respect to Vss	0.3V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total (@ 70°C)	0 mA
Maximum current into VDD pin(s) - total (@ 70°C)50	0 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	0 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	0 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	5 mA
Maximum output current sunk by RA2 or RA3 pins	
Maximum output current sourced by any I/O pin	0 mA
Maximum current sunk by PORTA and PORTB (combined)	0 mA
Maximum current sourced by PORTA and PORTB (combined)	0 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	0 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	0 mA
Maximum current sunk by PORTF and PORTG (combined)15	
Maximum current sourced by PORTF and PORTG (combined)	0 mA
Maximum current sunk by PORTH and PORTJ (combined)	0 mA
Maximum current sourced by PORTH and CORTJ (combined)10	0 mA
Note 1: Power dissipation is calculated as follows: $Pdis = VDD \times \{IDD - \Sigma IOH\} + \Sigma \{(VDD-VOH) \times IOH\} + \Sigma (VOL \times IOH) + \Sigma ($	(IOL)
Note 2: Voltage spikes below Vas at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up.	Thus,

Note 2: Voltage spikes below VsS at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to VSS.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 20-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC17LC7XX-08	PIC17C7XX-16	PIC17C7XX-33	JW Devices (Ceramic Windowed Devices)
RC	VDD: 3.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD †: 6 mA max.	IDD †: 6 mA max.	IDD †: 6 mA max.	IDD †: 6 mA max.
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 3.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD †: 12 mA max.	IDD †: 38 mA max.	IDD †: 50 mA max.	IDD †: 50 mA max
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V
	Freq: 8 MHz max.	Freq: 16 MHz max.	Freq: 33 MHz max.	Freq: 33 MHz max.
EC	VDD: 3.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD †: 12 mA max.	IDD †: 38 mA max.	IDD †: 50 mA max.	IDD 1:50 mA max.
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	ИРD //: 5 µ,А max. at 5.5V
	Freq: 8 MHz max.	Freq: 16 MHz max.	Freq: 33 MHz max.	Fred: 33 MHz max
LF	VDD: 3.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V	VDb; 3.0V to 5.5V
	IDD †: 115 μA max. at 32 kHz	IDD †: 85 μA typ. at 32 kHz	IDD †: 85 μA typ. at 32 kHz	IDD †: 115 µA max. at 32 kHz
	IPD †: 5 μA max. at 5.5V	IPD †: < 1 μA typ. at 5.5V	IPD †: < 1 μA typ. at 5.5V	1₽₽_†:5µA max. at 5.5V
	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MNMAX specifications.

It is recommended that the user select the device type that ensures the specifications required,

† The WDT, BOR, and A/D circuitry are disabled.

20.1 DC CHARACTERISTICS

PIC17C7XX-16 (Commercial, Industrial) PIC17C7XX-33 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

C CHARAG	CTERISTICS	3	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
Param. No.	Sym	Characteristic	Min	Тур†	Max	Unit s	Conditions			
D001	Vdd	Supply Voltage	4.5	_	5.5	V	PIC17C7XX - 33, PIC17C7XX - 16			
			VBOR *	-	5.5	V	PIC1ZC7XX+16 (BOR enabled)(Note 5)			
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5 *	_	_	V	Device in SLEEP mode			
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	v `	See section on Power-or Reset for details			
D004	SVDD	VDD rise rate to ensure proper operation	0.085 *	- <	(-)	V/ms	See section on Power-or Reset for details			
D005	VBOR	Brown-out Reset voltage trip point	3.65	7-7	4.35	> v				
D006	VPORTP	Power-on Reset trip point		2.2		V	VDD = VPORTP			
D010 D011 D012 D013 D015	IDD	Supply Current (Note 2)		TBD TBD TBD TBD TBD TBD	6 * 12 24 * 38 * 50	mA mA mA mA	Fosc = 4 MHz (Note 4) Fosc = 8 MHz Fosc = 16 MHz Fosc = 25 MHz Fosc = 33 MHz			

These parameters are characterized but not tested.

- † Data in "Typ" column is at 50,25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

QSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VqD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: V_{QD} /(2 • R).

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.
- 5: This is the voltage where the device enters the Brown-Out-Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

Standard Operating Conditions (unless otherwise stated) Operating temperature DC CHARACTERISTICS < TA < +85°C for industrial and -40°C 0°C $< T_A < +70^{\circ}C$ for commercial Param. Unit No. Sym Characteristic Min Typ† Max s Conditions IPD Power-down Current < 1 20 uΑ VDD = 5.5V. WDT disabled D021 (Note 3) Module Differential Current **∆IBOR** BOR circuitry 150 300 μΑ VDD = 4.5V. BODEN D023 enabled $\lambda DD = 5.5$ AWDT Watchdog Timer 10 35 uА D024 AIAD A/D converter 1 μA VDR = 5.5V. A/D not con-D026

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all volpins tristated, pulled to VDD or Vss, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O/s driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/Q pin; f \neq average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down correct in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula_IR = Vpb/2Rext (mA) with Rext in kOhm.
- 5: This is the voltage where the device enters the Brown-Out-Reset. When BOR is enabled, the device (-16) will operate correctly to this trip point.

verting

20.2 DC CHARACTERISTICS

DC CHARACTERISTICS

PIC17LC7XX -08(Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

> -40°C 0°C

 \leq TA \leq +85°C for industrial and \leq TA \leq +70°C for commercial

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	3.0	-	5.5	V	\wedge
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5 *	-	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset sig- nal	_	Vss	_	v <	See Section on Rower-on Reset for details
D004	SVDD	VDD rise rate to ensure proper operation	0.010 *	-	- <	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	1/1	4.35	V	
D006	VPORTP	Power-on Reset trip point	-	2.2	$\langle 1 \rangle$	V	VDD = VPORTP
D010 D011 D014	IDD	Supply Current (Note 2)		3 6 85	6 * 12 150	mA mA μA	Fosc = 4 MHz (Note 4) Fosc = 8 MHz Fosc = 32 kHz, (EC osc configuration)
D021	IPD	Power-down Current (Note 3)	$\sum_{i=1}^{n}$	< 1	5	μA	VDD = 3.0V, WDT disabled

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C weeks otherwise stated. These parameters are for design guidance only and are + not tested.

This is the limit to which Vpp can be lowered in SLEEP mode without losing RAM data. Note 1:

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VDD; ₩ÐT disabled.

Gurrent consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VDD / (2 • R).

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The sapacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Standard Operating Conditions (unless otherwise stated) Operating temperature DC CHARACTERISTICS < TA < +85°C for industrial and -40°C 0°C $< T_A < +70^{\circ}C$ for commercial Param. No. Sym Characteristic Min Typt Max Units Conditions Module Differential Current BOR circuitry VDD = 4.5V. BODEABOR 150 300 μA D023 enabled ∆IWDT Watchdog Timer 10 35 VDD = 5.5V D024 μΑ A/D converter VOD = 5.5V ΔIAD A/D not con-D026 1 μΑ verting

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data

2: The supply current is mainly a function of the operating voltage and frequency. Other actors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, TOCKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive objective loads needs to be considered. For the RC oscillator, the current through the external pully resistor (R) can be estimated as: $VDD / (2 \cdot R)$.

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOpm.

DS30289A-page 240

20.3 DC CHARACTERISTICS

PIC17C7XX-16 (Commercial, Industrial) PIC17C7XX-33(Commercial, Industrial) PIC17LC7XX-08 (Commercial, Industrial)

DC CHAR	RACTER	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercialOperating voltage VDD range as described in Section 20.1						
Param. No.	Sym	Characteristic	Min Typ† Max Units Conditions						
		Input Low Voltage					\square		
	VIL	I/O ports							
D030		with TTL buffer (Note 6)	Vss	-	0.8	V	4.5V ≤ VDD ≤ 5.5V		
			Vss	-	0.2Vdd	V	$3.0V \leq VDD \leq 4.5V$		
D031		with Schmitt Trigger buffer					$(\land) \land \land$		
		RA2, RA3	Vss	-	0.3Vdd	⟨⁄ <	1 ² C compliant		
		All others	Vss	-	0.2Vdd	N N	$ ^{\vee}/^{\vee}$		
D032		MCLR, OSC1 (in EC and RC mode)	Vss	-	0.2700	V	Note1		
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	- / /	Þv_	\searrow		
		Input High Voltage		\frown	\leftarrow	\square			
	VIH	I/O ports		\sim	$\langle \ \rangle$				
D040		with TTL buffer (Note 6)	2.0	$\langle \neg$	VDD	V V	$4.5V \le VDD \le 5.5V$		
2010			1+0.2V0D		VDD	V	$3.0V \le VDD \le 4.5V$		
D041		with Schmitt Trigger buffer		\setminus \setminus	\square				
		RA2, RA3	Ø.7VDQ	$\langle \mathcal{A} \rangle$	VDD	V	I ² C compliant		
		All others	0.81/pp	\searrow	Vdd	V			
D042		MCLR	9.8VDQ	>-	Vdd	V	Note1		
D043		OSC1 (XT, and LF mode)	/ //~/	0.5VDD	-	V			
D050	VHYS	Hysteresis of Schmitt Trigger inputs	0.15VDD*	-	-	V			

These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 26°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (biterature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6. For TTL buffers, the better of the two specifications may be used.

Standard Operating Conditions (unless otherwise stated)

DC CHARACTERISTICS

Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and

 $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial

Operating voltage VDD range as described in Section 20.1

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Input Leakage Current (Notes 2, 3)					
D060	lı∟	I/O ports (except RA2, RA3)	_	_	±1	μA	Vss ≤ VPIN ≤ VDD, I/O Pin (in digital mode) at hi-impedance PØATB weak pull-ups dişabled
D061		MCLR, TEST	_	-	±2	μA	VPIN = VSS OF VPHN = VDD
D062		RA2, RA3			±2	μA	$Vss \leq VRA2, VRA3 \leq 12V$
D063		OSC1 (EC, RC modes)	_	-	±1	μA	VSS S VPINS VDD
D063B		OSC1 (XT, LF modes)	-	-	VPIN	μA	RF ≥ 1 MΩ
D064		MCLR, TEST	_	-	25	μΑ	VMCLR ≠ VPP = 12V (when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	AA	VPN = VSS, RBPU = 0 4,5V ≤ VDD ≤ 5.5V

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and t are not tested.

These parameters are for design guidance only and are not tested, nor characterized. +

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

 Negative current is defined as current sourced by the pin.
 These specifications are for the programming of the on-ship program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial and DC CHARACTERISTICS 0°C \leq TA \leq +70°C for commercial Operating voltage VDD range as described in Section 20.1 Param. Characteristic Units Conditions No. Sym Min Typ† Max **Output Low Voltage** Voi I/O ports $I_{OI} = V_{DD}/1.250 \text{ mA}$ D080 4.5V < Vpp < 5.5V 0.1Vpp V 0.1Vpp ³ V VDD = 3.0V with TTL buffer IOL = 6 mA. VDD = 4.5V 0.4 V D081 Note 6 RA2 and RA3 3.0 V IOL = 60.0 mA. VDD = 5.5V D082 _ IOL = 60.0 mA, VDD = 2.5V 0.4 V _ 0.6 V IOL = 60.0 mA, VDD = 4.5 VOSC2/CLKOUT 0.4 V IOL = 1 mA. VDD = 4.5V D083 0.1Vpp * IOL = VDD/5 mA(RC and EC osc modes) V D084 (PIC17LC7XX only) Output High Voltage (Note 3) νон I/O ports (except RA2 and RA3) IOH = -VDD/2.5 mAD090 0.9VDD V $4.5V \leq VDD \leq 5.5V$ 0.9VDD * VDD = 3.0V V with TTL buffer 2.4 V IOH = -6.0 mA. VDD = 4.5V D091 Note 6 OSC2/CLKOUT D093 2.4 V IOH = -5 mA. VDD = 4.5V (RC and EC osc modes) 0.9Vpp * IOH = -VDD/5 mAV D094 (PIC17LC7XX only) Vod Open Drain High Voltage 8.5 V RA2 and RA3 pins only D150 pulled-up to externally applied voltage Capacitive Loading Specs on **Output Pins** OSC2/CLKOUT pin 25 ± рF In EC or RC osc modes Cosc2 D100 when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1. pF CIO All I/O pins and OSC2 50 ± D101 (in RC mode) CAD System Interface Bus 50 ± pF In Microprocessor or D102 (PORTC, PORTD and PORTE) Extended Microcontroller mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

t

		Standard Operating Conditions (unless otherwise stated)						
CTERIS	TICS	Operating temperature						
				-40°C	C ≤ TA	≤ +40°C		
		Operating v	oltage V	DD range a	as desc	cribed in Section 20.1		
Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	Internal Program Memory							
	Programming Specs (Note 4)							
VPP	Voltage on MCLR/VPP pin	12.75	-	13.25	V	Note 5		
VDDP	Supply voltage during	4.75	5.0	5.25	V			
	programming					\sim		
IPP	Current into MCLR/VPP pin	-	25 ‡	50 ‡	mA			
IDDP	Supply current during programming	-	-	30‡	mA	\square		
TPROG	Programming pulse width	100	-	1000	ms	Terminated via inter- nal/external-interrupt or a reset		
	Sym Vpp Vddp Ipp Iddp	Internal Program Memory Programming Specs (Note 4) VPP Voltage on MCLR/VPP pin VDDP Supply voltage during programming IPP Current into MCLR/VPP pin IDDP Supply current during programming	CTERISTICS Operating to Operati	Internal Program Memory Programming Specs (Note 4) Min Typ† VPP Voltage on MCLR/VPP pin 12.75 - VDDP Supply voltage during programming 4.75 5.0 IPP Current into MCLR/VPP pin 25 ‡ IDDP Supply current during programming -	Operating temperature -40°C Operating voltage VDD range a Sym Characteristic Min Typ† Max Internal Program Memory Programming Specs (Note 4) - 13.25 VPP Voltage on MCLR/VPP pin 12.75 - 13.25 VDDP Supply voltage during programming 4.75 5.0 5.25 IPP Current into MCLR/VPP pin - 25 ‡ 50 ‡ IDDP Supply current during programming - - 30 ‡	Operating temperature -40°C ≤ TA Operating voltage VDD range as desc Sym Characteristic Min Typ† Max Units Internal Program Memory Programming Specs (Note 4) VPP Voltage on MCLR/VPP pin 12.75 – 13.25 V VDPP Voltage on MCLR/VPP pin 12.75 – 13.25 V VDPP Supply voltage during programming 4.75 5.0 5.25 V IPP Current into MCLR/VPP pin – 25 ‡ 50 ‡ mA IDDP Supply current during programming – – 30 ‡ mA		

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: These specifications are for the programming of the on-ship program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note 1: When using the Table Write for internal programming, the device temperature must be less than 40°C. **Note 2:** For In-Circuit Serial Programming (ICSP^{TY}), refer to the device programming specification.


20.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. Tcc:s⊤	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
т			
F	Frequency	т	Time
Lowerca	se symbols (pp) and their meanings:		\square
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RDorWR
in	INT pin	t0 🔨	ТОСКІ
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌE	wr	WR
os	OSC1	\searrow	
Upperca	se symbols and their meanings:	\bigtriangledown	
S			
D	Driven	L	Low
E	Edge	Р	Period
F	Fall	R	Rise
н	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance
<			
\bigcap			
$\langle \! \! \! \! \! \rangle $	$) \sim$		

FIGURE 20-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



20.5 **Timing Diagrams and Specifications**

FIGURE 20-2: EXTERNAL CLOCK TIMING Q4 Q1 02 Q3 Q4 Q1 OSC1 3 2 OSC2 † † In EC and RC modes only.

TABLE 20-2: EXTERNAL CLOCK TIMING REQUIREMENTS

		-			_	_	
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Fre-	DC	—	8	MHz	EC osc mode - 08 devices (8 MHz devices)
		quency	DC	—	16	MHz	16 devices (16 MHz devices)
		(Note 1)	DC	—	33	MHZ	- 33 devices (33 MHz devices)
		Oscillator Frequency	DC	_	4	MHZ	RC osc mode
		(Note 1)	2	—	8~	MHZ	XT oso mode - 08 devices (8 MHz devices)
			2	—	16	MHz	- 16 devices (16 MHz devices)
			2	—	∕33∕	MHZ	- 33 devices (33 MHz devices)
			DC	- '	(X	MĤz	LF osc mode
1	Tosc	External CLKIN Period	125	$ \land $	$\langle - \rangle$	ns	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	62.5		$\langle - \rangle$	ns	- 16 devices (16 MHz devices)
			30.3	$\langle + \rangle$	$\langle - \rangle$	ns	- 33 devices (33 MHz devices)
		Oscillator Period	250	\sim	$\langle - \rangle$	ns	RC osc mode
		(Note 1)	125		1,000	ns	XT osc mode - 08 devices (8 MHz devices)
		<	62.5	$\langle \neq \rangle$	1,000	ns	- 16 devices (16 MHz devices)
			30.3	$ \rangle \rangle$	1,000	ns	- 33 devices (33 MHz devices)
			500	$ \searrow $	—	ns	LF osc mode
2	TCY	Instruction Cycle Time	121.2	4/Fosc	DC	ns	
		(Note 1)	\square	Ň			
3	TosL,	Clock in (OSC))	<u>∕10∕</u> ‡	_	_	ns	EC oscillator
-	TosH	high or low time					
4	TosR,	Clock in (QSC1)	1 –	-	5‡	ns	EC oscillator
•	TosF	rise or fall time					
-	D ()	"The " and under a strain of the office under				•	


Data in "Typ" column is at \$1, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

These parameters are for design guidance only and are not tested, nor characterized. Note 1:

Instruction cycle period (Tcr) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consymption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

ŧ

FIGURE 20-3: CLKOUT AND I/O TIMING



Param No.	Sym	Characteristic	Min	Typ t	Max	Units	Conditions
10	TosL2ckL	OSC1↓ to CLKOUT↓	$\overline{}$	15 [±]	30 ‡	ns	Note 1
11	TosL2ckH	OSC1↓ to CLKOUT↑	V/-/	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	$\langle - \rangle$	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valle	<u>> -</u>	-	0.5Tcy + 20 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT	0.25Tcy + 25 ‡	-	—	ns	Note 1
16	TckH2iol	Port in hold after CLKQUT	0‡	-	—	ns	Note 1
17	TosL2ioV	OSC1 \downarrow (Q1 cycle) to Rort out valid	_	-	100 ‡	ns	
18	TosL2iol	OSC1 VQ2.cycle/ to Port input invalid (1/0 in hold time)	0‡	_	_	ns	
19	TioV20sL	Port input valid to OSC1↓ (//O in setup time)	30 ‡	-	_	ns	
20 /	TioR	Rort output rise time	_	10‡	35 ‡	ns	
2(<	TioF	Rørt output fall time	—	10‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	-	_	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	-	-	ns	
* T	hese narame	ters are characterized but not tested.	1				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.






TABLE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Sym	Characteristic	\bigcirc	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (lo	w)	100 *	_	—	ns	VDD = 5V
31	Twdt	Watchdog Timer Time (Postscale = 1)	-out Period	5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-up Tir	mer Period	—	1024Tosc§	—	ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	ď	40 *	96	200 *	ms	VDD = 5V
34	Tioz	MCLR to NO hi-imped	ance	100 ‡	—	—	ns	Depends on pin load
35	TmcL2adl	MCLR to System	PIC17 C 7XX	—	—	100 *	ns	
		Interface bus (AD15:AD0>) invalid	PIC17 LC 7XX	—	_	120 *	ns	
36	TBOR	Brown-out Reset Puls	e Width (low)	100 *	—	_	ns	$3.9V \leq V\text{DD} \leq 4.2V$

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25∞C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

1

FIGURE 20-5: TIMER0 EXTERNAL CLOCK TIMINGS




TABLE 20-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 §	—	—	ns	$ \longrightarrow $
			With Prescaler	10*	_	\neq	ns	L ř
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	_	$ \leftarrow $	ns /	$\overline{}$
			With Prescaler	10*	—	_/	ns	
42	Tt0P	T0CKI Period		Greater of:	\sim			N = prescale value
				20 ns or <u>Tcy + 40 §</u> N	/ L		\backslash	(1, 2, 4,, 256)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 20-6: TIMER1, TIMER2, AND TIMER3 EXTERNAL CLOCK TIMINGS




TABLE 20-6: TIMER1, TIMER2, AND TIMER3 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	Min	тур †	Мах	Units	Conditions
45	TH23H	TCLK12 and TCLK3 high time	0.5TCY + 20 §	—	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5TCY + 20 §	—	—	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N	—	_	ns	N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §	—	6Tosc §	—	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25∞C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 20-7: CAPTURE TIMINGS




TABLE 20-7: CAPTURE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max Units Conditions
50	TccL	Capture pin input low time	10 *	<u> </u>	- ns
51	TccH	Capture pin input high time	10 *	_	- (ns
52	TccP	Capture pin input period	2Tcy § N	R	ns N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25∞C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 20-8: PWM TIMINGS




TABLE 20-8: PWM REQUIREMENTS

Param No.	Sym Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR PWM pin output rise time	_	10 *	35 *	ns	
54	TecF PWM pin output fall time	—	10 *	35 *	ns	

These parameters are characterized but not tested.

Data in Typ" column is at 5V, 25 C unless otherwise stated. These parameters are for design guidance only and are not tested.

This specification ensured by design.

+






TABLE 20-9: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic	$ \land \land \land \land$	Min	Тур†	Max	Units	Conditions	
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	\bigcirc	TCY *	—	—	ns		
71	TscH	SCK input high time	Continuous	1.25Tcy + 30 *	—	—	ns		
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1	
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	—	—	ns		
72A		(slave mode)	Single Byte	40	—	—	ns	Note 1	
73	TdiV2scH, TdiV2scL	Setup time of SDL data input to SCK		100 *	_	—	ns		
73A	Тв2в	Last clock edge of Byte1 to t edge of Byte2	Last clock edge of Byte1 to the 1st clock edge of Byte2		_	—	ns	Note 1	
74	TscH2diL, TscL2diL	Hole time of SDI data input to SCK edge		100 *	_	—	ns		
75	TdoR	SDO data output rise time		—	10	25 *	ns		
76 <	Tatof)	SDO data output fall time		—	10	25 *	ns		
78	TscR	SCK output rise time (master mode)		—	10	25 *	ns		
79	TscF	SCK output fall time (master mode)		—	10	25 *	ns		
80	TscH2doV, TscL2doV	SDO data output valid after S	SCK edge	—	_	50 *	ns		
*	Chanadania	actorized but not tostad							

* Characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.






TABLE 20-10: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
TscH	SCK input high time	Continuous	7.25Tcy + 30 *	—	—	ns	
	(slave mode)	Single Byte	40	—	—	ns	Note 1
TscL	SCK input low time (slave mode)	Continuous	1.25 Tcy + 30 *	—		ns	
		Single Byte	40	—	—	ns	Note 1
TdiV2scH, TdiV2scL	Setup time of SDI data input	to SCK	100 *	—	—	ns	
Тв2в	Last clock edge of Byte1 to t edge of Byte2	he 1st clock	1.5Tcy + 40 *	—	_	ns	Note 1
TscH2diL.	Hold time of SDI data input t	o SCK edge	100 *	—	—	ns	
TdoR	SDQ data output rise time		—	10	25 *	ns	
TdoF	SDO data output fall time		—	10	25 *	ns	
TscR	SCK output rise time (maste	r mode)	—	10	25 *	ns	
TscF	SCK output fall time (master	mode)	—	10	25 *	ns	
TscH2doV, TscL2doV	SDO data output valid after S	SCK edge	—	—	50 *	ns	
TdoV2scH, TdoV2scL	SDO data output setup to SO	CK edge	Tcy *	—	—	ns	
	TscH TscL TdiV2scH, TdiV2scL TB2B TscH2diL TscL2diL TdoR TscR TscR TscR TscF TscF TscF TscF2doV, TscL2doV TdoV2scH,	TscH SCK input high time (slave mode) TscL SCK input low time (slave mode) TscL SCK input low time (slave mode) TdiV2scH, Setup time of SDI data input edge TB2B Last block edge of Byte1 to t edge of Byte2 TscH2diL Hold time of SDI data input tscl2diL TdoR SDQ data output rise time TdoF SDQ data output fall time TscF SCK output fall time (master TscL2doV SDO data output valid after S TdoV2scH, SDO data output setup to SO	TscH SCK input high time (slave mode) Continuous Single Byte TscL SCK input low time (slave mode) Continuous TdiV2scH, Setup time of SDI data input to SCK edge Single Byte TdiV2scL edge Single Byte TscB Last block edge of Byte1 to the 1st clock edge of Byte2 SCK edge TscH2diL TdoR SDQ data output rise time TdoF SDO data output fall time TscF SCK output rise time (master mode) TscF2doV, SDO data output valid after SCK edge TdoV2scH, SDO data output valid after SCK edge	TscH SCK input high time (slave mode) Continuous 1.25TCY + 30 * TscL SCK input low time (slave mode) Single Byte 40 TscL SCK input low time (slave mode) Continuous 1.25 TCY + 30 * TdiV2scH, Setup time of SDI data input to SCK 100 * TdiV2scL edge 40 TscB Last block edge of Byte1 to the 1st clock edge of Byte2 1.5TCY + 40 * TscH2diL Hold time of SDI data input to SCK edge 100 * Tscl/2diL Food ata output rise time TdoR SDQ data output fall time TscF SCK output rise time (master mode) TscF SCK output fall time (master mode) TscL2doV SDO data output valid after SCK edge TdoV2scH, SDO data output setup to SCK edge	TscH SCK input high time (slave mode) Continuous 1.25TCY + 30 * - TscL SCK input low time (slave mode) Single Byte 40 - TscL SCK input low time (slave mode) Continuous 1.25TCY + 30 * - TscL SCK input low time (slave mode) Continuous 1.25TCY + 30 * - TdiV2scH, Setup time of SDI data input to SCK 100 * - TdiV2scL edge 100 * - Ts2B Last block edge of Byte1 to the 1st clock edge of Byte2 1.5TCY + 40 * - TscH2diL Hold time of SDI data input to SCK edge 100 * - TdoR SDQ data output rise time - 10 TdoF SDO data output rise time (master mode) - 10 TscF SCK output fall time (master mode) - 10 TscF2doV, SDO data output valid after SCK edge - - TscL2doV SDO data output valid after SCK edge - -	TscH SCK input high time (slave mode) Continuous 1.25TcY + 30 * — — — TscL SCK input low time (slave mode) Single Byte 40 — — — TscL SCK input low time (slave mode) Continuous 1.25 TcY + 30 — — — TscL SCK input low time (slave mode) Continuous 1.25 TcY + 30 — — — TdiV2scH, Setup time of SDI data input to SCK 100 * — — — TB2B Last block edge of Byte1 to the 1st clock edge 1.5TcY + 40 * — — TscH2diL Hold time of SDI data input to SCK edge 100 * — — TscH2diL Hold time of SDI data input to SCK edge 100 * — — TdoR SDQ data output rise time — 10 25 * TscR SCK output rise time (master mode) — 10 25 * TscF SCK output fall time (master mode) — 10 25 * TscFl2doV, SDO data output valid after SCK edge — — 50 * TscL2doV SDO data output setup to SCK edge </td <td>TscHSCK input high time (slave mode)Continuous Single Byte$2.25Tcr + 30^*$——nsTscLSCK input low time (slave mode)Continuous Single Byte40——nsTscLSCK input low time (slave mode)Continuous single Byte1.25 Tcr + 30———nsTdiV2scH, B2BSetup time of SDI data input to SCK edge100^*———nsTdiV2scLedgeByte1 to the 1st clock edge of Byte2$1.5Tcr + 40^*$———nsTscH2diL TscH2diLHold time of SDI data input to SCK edge edge of Byte2$100^*$———nsTdoRSDQ data output rise time—10$25^*$nsTdoFSDO data output fall time—10$25^*$nsTscFSCK output fall time (master mode)—10$25^*$nsTscF2doVSDO data output valid after SCK edge——50^*nsTscL2doVSDO data output valid after SCK edge——50^*nsTscL2doVSDO data output setup to SCK edgeTcr *——ns</td>	TscHSCK input high time (slave mode)Continuous Single Byte $2.25Tcr + 30^*$ ——nsTscLSCK input low time (slave mode)Continuous Single Byte 40 ——nsTscLSCK input low time (slave mode)Continuous single Byte 1.25 Tcr + 30———nsTdiV2scH, B2BSetup time of SDI data input to SCK edge 100^* ———nsTdiV2scLedgeByte1 to the 1st clock edge of Byte2 $1.5Tcr + 40^*$ ———nsTscH2diL TscH2diLHold time of SDI data input to SCK edge edge of Byte2 100^* ———nsTdoRSDQ data output rise time—10 25^* nsTdoFSDO data output fall time—10 25^* nsTscFSCK output fall time (master mode)—10 25^* nsTscF2doVSDO data output valid after SCK edge——50^*nsTscL2doVSDO data output valid after SCK edge——50^*nsTscL2doVSDO data output setup to SCK edgeTcr *——ns

* Characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 20-11: SPI SLAVE MODE TIMING (CKE = 0)




TABLE 20-11: SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input			—	—	ns	
71	TscH	SCK input high time	Continuque	1.25Tcy + 30 *	—	—	ns	
71A		(slave mode)	Single Byte	40		—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	—	—	ns	
72A		(slave mode)	Single Byte	40	—	—	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input edge	to SCK	100 *	_	—	ns	
73A	Тв2в	Last clock edge of Byte1 to t	Last clock edge of Byte1 to the 1st clock		_	—	ns	Note 1
74	TscH2diL TscL2diL	Hold time of SDI data input t	o SCK edge	100 *	—	—	ns	
75	TdoR	SDO data output rise time		—	10	25 *	ns	
76	TOF	SDO data output fall time		—	10	25 *	ns	
77	TssH2doZ	SS↑ to SDO output hi-imped	lance	10 *	—	50 *	ns	
78	TSOR	SCK output rise time (maste	r mode)	—	10	25 *	ns	
79	TscF	SCK output fall time (master	mode)	—	10	25 *	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		—	_	50 *	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40 *		—	ns	

Characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 20-12: SPI SLAVE MODE TIMING (CKE = 1)




TABLE 20-12: SPI MODE REQUIREMENTS (SLAVE MODE, CKE = 1)

				$\langle \rangle$				
Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK [↑] input	\square	Tcy *	_		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30 *	—	—	ns	
71A		(slave mode)	Single Byte	40	—	—	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	—	—	ns	
72A		(slave mode)	Single Byte	40	—	—	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to t edge of Byte2	he 1st clock	1.5Tcy + 40 *	—	_	ns	Note 1
74	TscH2diL.	Hold time of SDI data input t	o SCK edge	100 *	_	_	ns	
75	TdoR	SDQ data output rise time		—	10	25 *	ns	
76	Idok	SDO data output fall time		—	10	25 *	ns	
- 1 7 <	TssH2doZ	SS↑ to SDO output hi-imped	lance	10 *	_	50 *	ns	
80	TscH2doV, ∖tscL2doV	SDO data output valid after s	SCK edge	—	_	50 *	ns	
82	TssL2doV	SDO data output valid after	SS↓ edge	—	—	50 *	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5TCY + 40 *	—	—	ns	
*		ad but not tootod						

* Characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 20-13: I²C BUS START/STOP BITS TIMING




TABLE 20-13: I²C BUS START/STOP BITS REQUIREMENTS

Param.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
No.							\geq	\searrow
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	$\overline{\mathcal{A}}$	-\	$\forall 7$	Only relevant for repeated
		Setup time	400 kHz mode	2(Tosc)(BRG + 1) §	$ \subset $	(-)	ns	START condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG * 1) §	$\langle \cdot \rangle$	$\left(\mathbf{X} \right)$	\bigvee	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §		(-)		After this period the first
		Hold time	400 kHz mode	2(Tosc)(BRG + 1) §	×	_	ns	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(TOSC)(BRG + 1) §	$\left<\right>$	—		
92	TSU:STO	STOP condition	100 kHz mode	2(TOSC)(BRG + 1) §	_	—		
		Setup time	400 kHz mode 🦯	2(Tosc)(BRG + 1) §	—	—	ns	
			1 MHz mode (1)	2(Toso)(BRG +)1) §	_	—		
93	THD:STO	STOP condition	100 kHz mode	2(10sc)(BRG + 1) §	_	—		
		Hold time	400 kHz mode	2(TOSC)(BRG + 1) §	—	—	ns	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1) §	—	—		

§ This specification ensured by design.

Note 1: Maximum pin capacitance = 10 pF for all 1^{2} pins.

FIGURE 20-14: I²C BUS DATA TIMING 103 -100 _ - 102 SCL 90 106 91 92 -107 SDA In 109 - 109 ------ 110 --SDA Out Note: Refer to Figure 20-1 for load conditions.

TABLE 20-14: I²C BUS DATA REQUIREMENTS

Param No.	Sym	Characteristic		Min	Max	Units/	Conditions
100	THIGH	Clock high time	100 kHz mode	2(Tosc)(BRG + 1) §	_	nas /	h
			400 kHz mode	2(Tosc)(BRG + 1) §	_	ns 🔨	
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	_	ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1) §		ms	
101			400 kHz mode	2(Tosc)(BRG + 1) §	+	ms	$\left \right\rangle$
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	71	ms	< X
102	TR	SDA and SCL	100 kHz mode	- ^	1000*	∕ns∕	Cb is specified to be from
102		rise time	400 kHz mode	20 + 0.1Cb *	300 *	ns	10 to 400 pF
			1 MHz mode (1)	-~ \	300 *) ns	
103	TF	SDA and SCL	100 kHz mode	+	300 *	Vns	Cb is specified to be from
		fall time	400 kHz mode	20,+0.1Cb	300*	ns	10 to 400 pF
			1 MHz mode (1)	$\langle + / /$	100 *	ns	1
90	TSU:STA	START condition	100 kHz mode	2(TOSC)(BRG + 1) §	> -	ms	Only relevant for repeated
00		setup time	400 kHz mode <	2(Tosc)(BRG + 1) §	—	ms	START condition
			1 MHz mode (1)	2(Tosc)(BRG +)) §	_	ms	1
91	THD:STA	START condition	100 kHz mode	2(TQSC)(BRG + 1) §	_	ms	After this period the first
0.		hold time	400 kHz mode	2(109c)(BRG + 1) §	_	ms	clock pulse is generated
			1 MHz mode (1)	2(TOSC)(BRG + 1) §	—	ms	
106	THD:DAT	Data input	100 kHz mode	0	—	ns	
		hold time	400 kHz mode	0	0.9 *	ms	1
			1 MHz mode 🕅	TBD *	—	ns	
107	TSU:DAT	Data input	100 kHz mode/	250 *	_	ns	Note 2
		setup time	400 kHz mode	100 *	_	ns	
			1 MHz møde (1)	TBD *	_	ns	
92	TSU:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	ms	
-		setuptime	_400 ⁴ kHz mode	2(Tosc)(BRG + 1) §	—	ms	
		$ $ \rangle $'$ $/$ $/$	MHz mode ⁽¹⁾	2(Tosc)(BRG + 1) §	—	ms	
109	TAA	Output valid	100 kHz mode	—	3500 *	ns	
		from clock	400 kHz mode	—	1000 *	ns	
		$l \sim $	1 MHz mode ⁽¹⁾	_	_	ns	
110	TRUF	Bus free time	100 kHz mode	4.7 ‡	—	ms	Time the bus must be free
	\vdash \land '	$\langle \rangle$	400 kHz mode	1.3 ‡	—	ms	before a new transmission
	$ \land \land \land $	$ \rangle$	1 MHz mode ⁽¹⁾	TBD *	_	ms	can start
D(102€) Cb	Bus capacitive loa	ding	_	400 *	pF	

* Characterized but not tested.

§ This specification ensured by design.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

2: A fast-mode (400 KHz) I²C-bus device can be used in a standard-mode I²C-bus system, but the parameter # 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Parameter # 102 + # 107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.

3: C_b is specified to be from 10-400pF. The minimum specifications are characterized with C_b =10pF. The rise time spec (t_r) is characterized with R_p = R_p min. The minimum fall time specification (t_b) is characterized with C_b =10pF, and R_p = R_p max. These are only valid for fast mode operation (VDD=4.5-5.5V) and where the SPM bit (SSPSTAT<7>)=1.)

4: Max specifications for these parameters are valid for falling edge only. Specs are characterized with $R_p=R_p$ min and $C_b=400pF$ for standard mode, 200pF for fast mode, and 10pF for 1MHz mode.

FIGURE 20-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 20-15: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур †	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC17 C XXX	_	_	50	ns	
		Clock high to data out valid	PIC17LCXXX	-	_	75*	∕ns∕	\geq
121	TckRF	Clock out rise time and fall	PIC17CXXX	—	$\overline{\}$	25	ns	*
		time (Master Mode)	PIC17LCXXX	—	$\langle - \rangle$	40*	ns	>
122	TdtRF	Data out rise time and fall time	PIC17CXXX		+	25	P IS	
			PIC17LCXXX	$\langle \mathcal{X} \rangle$		40*	ns	
*	Characteria	zed but not tested		\cdot				

Characterized but not tested.

Data in "Typ" column is at 5V, 25 - C unless otherwise stated. These parameters are for design guidance only and are t not tested.

FIGURE 20-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 20-16: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	тур †	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE)					
	$ / \cap$	Data setup before CK↓ (DT setup time)	15	-	-	ns	
126	TckL2dtl	Data hold after CK↓ (DT hold time)	15	-	—	ns	

(nn is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not éstec

FIGURE 20-17: USART ASYNCHRONOUS MODE START BIT DETECT




TABLE 20-17: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Con	ditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	npled low	_	—	₹сү&	ns		
121A	TdtRF	Data rise time and fall time	Receive	—	—	Note 1	ns	\checkmark	
			Transmit	—	$\langle \cdot \rangle$	40 †	ns		
123A	TckH2bckL	Time from RX pin sampled low to first of x16 clock	t rising edge	_	FL	TCYS	ns		

† These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: Schmitt trigger will determine logic level.

FIGURE 20-18: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM




TABLE 20-18: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	тур †	Max	Units	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sam-	TCY §	_		ns	
126A	TatL20kH	Hold time of RX pin from last data sampled	TCY §	_		ns	
§ This spe	cification ensu	ured by design.					

This specification ensured by design.

TABLE 20-19:	A/D CONVERTER CHARACTERISTICS
--------------	-------------------------------

Param. No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_	_	10	bit	$V_{REF+} = V_{DD} = 5.12V,$ $V_{SS} \le V_{AIN} \le V_{REF+}$
				_	_	10*	bit	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A02	EABS	Absolute error		—	—	< ±1	LSb	VREF+ = VDD = 5.12V, VSS \leq VAIN \leq VREF+
				_	—	< ±1*	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A03	EIL	Integral linearity	error	—	—	< ±1	LSb	VREF+ = VDD = 5.12V, VSS \leq VAIN \leq VREF+
				_	—	< ±1*	LSb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIV \le VREF+$
A04	Edl	Differential linear	ity error	_	—	< ±1	LSb	VREF + = VDD = 5.12V, $VSS \le VAIN \le VREF +$
				—	—	< ±1*	LSb	(VREF+ VREF-)≥ 3.0V, VREF- SVAIN SVREF+
A05	Efs	Full scale error		—	—	< ±1	Sp Sp	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF +$
				—	—	< 1*	1 S	$(VREF - VREF) \ge 3.0V,$ VREF $\le VAIN \le VREF +$
A06	EOFF	Offset error		_	-	* ±1	LSb	VREF+ = VDD = 5.12V, VSS \leq VAIN \leq VREF+
				-		< ±1*	LŠb	$(VREF+ - VREF-) \ge 3.0V,$ $VREF- \le VAIN \le VREF+$
A10	_	Monotonicity			duaran-	\searrow	_	$VSS \leq VAIN \leq VREF$
A20	VREF	Reference voltag (VREF+ — VREF-		VO	\bigcirc	-	V	VREF delta when changing voltage levels on VREF inputs.
A20A			\frown	3V *	\rightarrow	—	V	Absolute minimum electrical spec. To ensure 10-bit accuracy
A21	VREF+	Reference voltag		Avss/ + 3.0V		AVDD + 0.3V	V	
A22	VREF-	Reference voltag	\sim $<$ $>$	Avss - 0.3V	_	Avdd - 3.0V	V	
A25	VAIN	Analog input volt	age	Avss - 0.3V	—	VREF + 0.3V	V	
A30	ZAIN	Recommended i analog voltage s	surce	_	—	10.0	kΩ	
A40	TAD	AXD conversion current (Voe)	PIC17 C XXX PIC17 LC XXX	_ _	180 90		μA μA	Average current consumption when A/D is on. (Note 1)
A50	KREF	VREF input curre	nt (Note 2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN
		\searrow		_	_	10	μA	During A/D conversion cycle

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RG0 and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

FIGURE 20-19: A/D CONVERSION TIMING




TABLE 20-20: A/D CONVERSION REQUIREMENTS

					\sim /			
Param. No.	Sym	Characteristic		Min	> ^{Ťyp†}	Max	Units	Conditions
130	TAD	A/D clock period	PICt7CXXX	1.6	_	—	μs	Tosc based, VREF $\geq 3.0V$
			PIC17LCXXX	3.0	_	_	μs	TOSC based, VREF full range
			PIC17CXXX	2.0 *	4.0	6.0 *	μs	A/D RC Mode
			PIC17LCXXX	3.0 *	6.0	9.0 *	μs	A/D RC Mode
131	Тсму	Conversion time (not including acquisi	tion time) (Note 1)	11 §	—	12 §	TAD	
132	TACQ	Acquisition time		(Note 2)	20	_	μs	
				10 *	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	F60	Q4 to ADCLK start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of TcY is added before the A/D clock starts. This allows the SLEEP instruction to be exe- cuted.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

FIGURE 20-20: MEMORY INTERFACE WRITE TIMING




TABLE 20-21: MEMORY INTERFACE WRITE REQUIREMENTS

Param. No.	Sym	Characteristic	<u> </u>	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to	PIC17CXXX	0.25Tcy - 10	_	_		
		ALE↓ (address setup time)	PIC17LGXXX	0.25Tcy - 10*	—	_	ns	
151	TalL2adI	ALE↓ to address out invalid	ρις17 с ΧΧΧ	0	—	_	ns	
		(address høld time)	PIC17LCXXX	0*	—	_	115	
152	TadV2wrL	Data out valid to WR↓	PIC17 C XXX	0.25Tcy - 40	_		ns	
		(data setup time)	PIC17 LC XXX	0.25Tcy - 40*	_		115	
153	TwrH2adl	WR↑ to data out invalid	PIC17 C XXX	—	0.25Tcy§			
		(data hold time)	PIC17 LC XXX	—	0.25Tcy§		ns	
154	TwrL	WR pulse width	PIC17 C XXX	—	0.25Tcy§	—		
	$\left(\right) \right)$	\searrow	PIC17LCXXX	_	0.25Tcy§		ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 20-21: MEMORY INTERFACE READ TIMING




TABLE 20-22: MEMORY INTERFACE READ REQUIREMENTS	MEMORY INTERFACE READ REQUIREMENTS >
---	--------------------------------------

Param. No.	Sym	Characteristic	\square	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC1XCXXX	0.25Tcy - 10	_	_		
		ALE↓ (address setup time)	RIC17LCXXX	0.25Tcy - 10*	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid	PIC17CXXX	5*	-	_		
		(address hold time)	PIC17LCXXX	5*	—	_	ns	
160	TadZ2oeL	AD15:AD0 hivimpedance to	PC17CXXX	0*	_	_		
			PIC17LCXXX	0*	_	_	ns	
161	ToeH2adD	OE↑ to AQ15:AD0 driven	PIC17CXXX	0.25Tcy - 15	_	_		
		$\frown \land \checkmark \checkmark \land $	PIC17LCXXX	0.25Tcy - 15*	_	_	ns	
162	TadV20eH	Data in valid before OE↑	PIC17 C XXX	35	_	_		
	$ \langle \langle \langle$	(data setup time)	PIC17LCXXX	45*	_	_	ns	
163	ToeH2adl	OE to data in invalid	PIC17 C XXX	0	_	_		
	()	(data hold time)	PIC17LCXXX	0*	_	_	ns	
164	TalH	ALE pulse width	PIC17 C XXX	—	0.25TCY §	_	ns	
			PIC17LCXXX	—	0.25TCY §	_	115	
165	ToeL	OE pulse width	PIC17 C XXX	0.5Tcy - 35 §	-	_		
			PIC17LCXXX	0.5TCY - 35 §	—	_	ns	
166	TalH2alH	ALE↑ to ALE↑(cycle time)	PIC17 C XXX	_	TCY §	_	20	
			PIC17LCXXX	—	TCY §	_	ns	
167	Tacc	Address access time	PIC17CXXX	—	—	0.75Tcy - 30		
			PIC17LCXXX	—	_	0.75Tcy - 45*	ns	
168	Тое	Output enable access time	PIC17 C XXX	_	—	0.5Tcy - 45		
		(OE low to Data Valid)	PIC17LCXXX	—	—	0.5TCY - 75*	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

PIC17C7XX

NOTES:

21.0 PIC17C7XX DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.


TABLE 21-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name	Typical Cap	acitance (pF)
	68-pin PLCC	64-pin TQFP
All pins, except MCLR, VDD, and Vss	10	
MCLR pin	20	20

FIGURE 21-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE












TABLE 21-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		Average c @ 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3:3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
/	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%
	\bigvee		





FIGURE 21-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD









FIGURE 21-7: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)





© 1998 Microchip Technology Inc.





PIC17C7XX

FIGURE 21-11: TYPICAL IPD vs. VDD WATCHDOG ENABLED 25°C




FIGURE 21-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED






FIGURE 21-13: WDT TIMER TIME-OUT PERIOD vs. VDD











FIGURE 21-17: IOL vs. VOL, VDD = 5V


















PIC17C7XX

NOTES:

22.0 PACKAGING INFORMATION






Units		INCHES MILLIMETERS*			*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.020			0.50	
Number of Pins	n		64			64	
Pins along Width	n1		16			16	
Overall Pack. Height	A	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.012	0.015	0.13	0.30	0.38
Foot Angle	¢	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	с	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	Bţ	0.007	0.009	0.011	0.17	0.22	0.27
Outside Tip Length	D1	0.463	0.472	0.482	11.75	12.00	12.25
Outside Tip Width	E1	0.463	0.472	0.482	11.75	12.00	12.25
Molded Pack. Length	D‡	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E‡	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Х	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."




Package Type: K04-	049 68-Lead Plastic	Leaded Chip Car	rrier (L) – Square
--------------------	---------------------	-----------------	--------------------

Units	nits			CHES* MILLIMETER			S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		68			68	
Pitch	e1		0.050			1.27	
Overall Pack. Height	A	0.165	0.175	0.185	4.19	4.45	4.70
Shoulder Height	A1	0.095	0.103	0.110	2.41	2.60	2.79
Standoff	A2	0.017	0.025	0.032	0.43	0.62	0.81
Side 1 Chamfer Dim.	A3	0.021	0.026	0.031	0.53	0.66	0.79
Corner Chamfer (1)	CH1	0.035	0.045	0.055	0.89	1.14	1.40
Corner Chamfer (other)	CH2	0.000	0.005	0.010	0.00	0.13	0.25
Overall Pack. Width	E1	0.985	0.990	0.995	25.02	25.15	25.27
Overall Pack. Length	D1	0.985	0.990	0.995	25.02	25.15	25.27
Molded Pack. Width	E‡	0.950	0.954	0.958	24.13	24.23	24.33
Molded Pack. Length	D‡	0.950	0.954	0.958	24.13	24.23	24.33
Footprint Width	E2	0.910	0.920	0.930	23.11	23.37	23.62
Footprint Length	D2	0.910	0.920	0.930	23.11	23.37	23.62
Pins along Width	n1		17			17	
Lead Thickness	с	0.008	0.010	0.012	0.20	0.25	0.30
Upper Lead Width	B1 [†]	0.026	0.029	0.031	0.66	0.72	0.79
Lower Lead Width	В	0.015	0.018	0.021	0.38	0.46	0.53
Upper Lead Length	L	0.050	0.058	0.065	1.27	1.46	1.65
Shoulder Inside Radius	R1	0.003	0.005	0.010	0.08	0.13	0.25
J-Bend Inside Radius	R2	0.015	0.025	0.035	0.38	0.64	0.89
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter.

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."



1.185

1.150

1.150

1.095

1.095

0.008

0.023

0.013

0.050

0.003

0.022

0

0

1.190

1.154

1.154

1.110

1.110

0.010

0.028

0.018

0.058

0.005

0.027

5

5

21

1.195

1.158

1.158

1.125

1.125

0.012

0.033

0.023

0.065

0.010

0.032

10

10

30.10

29.21

29.21

27.81

27.81

0.20

0.58

0.33

1.27

0.08

0.56

0

0

30.23

29.31

29.31

28.19

28.19

21

0.25

0.71

0.46

1.46

0.13

0.69

5

5

30.35

29.41

29.41

28.58

28.58

0.30

0.84

0.58

1.65

0.25

0.81

10

10

Package Type:	K04-093	84-Lead Plastic	Leaded Chip	o Carrier ((L) – Squar	е
---------------	---------	-----------------	-------------	-------------	-------------	---

* Controlling Parameter.

D1

E‡

D‡

E2

D2

n1

B1

В

г

R1

R2

α

ß

lc

Overall Pack, Length

Molded Pack. Width

Molded Pack. Length

Footprint Width

Footprint Length

Pins along Width

Lead Thickness

Upper Lead Width

Lower Lead Width

Upper Lead Length

Shoulder Inside Radius


J-Bend Inside Radius

Mold Draft Angle Top

Mold Draft Angle Bottom

[†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."



Package Type: K04-092 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.1 mm Lead Form


1.1							*
Units	_	INCHES				LLIMETERS	
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.020			0.50	
Number of Pins	n		80			80	
Pins along Width	n1		20			20	
Overall Pack. Height	A	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.012	0.015	0.13	0.30	0.38
Foot Angle	φ	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	с	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	Bţ	0.007	0.009	0.011	0.17	0.22	0.27
Outside Tip Length	D1	0.542	0.551	0.561	13.77	14.00	14.25
Outside Tip Width	E1	0.542	0.551	0.561	13.77	14.00	14.25
Molded Pack. Length	D‡	0.462	0.472	0.482	11.73	12.00	12.24
Molded Pack. Width	E‡	0.462	0.472	0.482	11.73	12.00	12.24
Pin 1 Corner Chamfer	X	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15

* Controlling Parameter.

[†] Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

[‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

22.1 Package Marking Information



* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

PIC17C7XX

NOTES:

APPENDIX A: MODIFICATIONS

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- Four new instructions (TLRD, TLWT, TABLRD, TABLWT) for transferring data between data memory and program memory. They can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVPP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing interrupts.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8 \rightarrow 16-bit)
- 19. Peripheral modules operate slightly differently.
- 20. A/D has both a VREF+ and VREF-.
- 21. USARTs do not implement BRGH feature.
- 22. Oscillator modes slightly redefined.
- Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 24. In-circuit serial programming is implemented differently.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16CXXX to PIC17CXXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4

```
MOVE
        REG1, W
with:
MOVEP
        REG1, WREG
Replace:
        REG1, W
MOVF
MOVWF
        REG2
with.
MOVPF
        REG1, REG2 ; Addr(REG1)<20h
or
MOVEP
        REG1, REG2 ; Addr(REG2)<20h
```

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map locations.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

Upgrading from PIC17C42 Devices

To convert code from the PIC17C42 to all the other PIC17CXXX devices, the user should take the following steps.

- If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

APPENDIX C: WHAT'S NEW

This is a new Data Sheet for the Following Devices:

- PIC17C752
- PIC17C756A
- PIC17C762
- PIC17C766

This Data Sheet is based of the PIC17C75X Data Sheet (DS30246A)

APPENDIX D: WHAT'S CHANGED

This is a new Data Sheet. The following are changes from the PIC17C75X data Sheet:

Updated the Master SSP section.

Updated the 10-bit A/D section.

Minor corrections and updates throughout the data sheet.

PIC17C752 Data Memory upgraded to 678 bytes

Port initialization values clarified

Extended voltage specification for external memory interface added

Some Electrical Specifications changed due to new process technology

Clarified operation of Table Reads / Table Writes with external memory (for microprocessor and extended microcontroller modes).

Added waveforms / requirements for USART Asynchronous mode in Electrical specifications.

Clarification to Master SSP Baud Rate Generator timing figure and associated text.

Added example code for I²C operation using MPLAB-C17 'C' code.

Updated Packaging Diagrams / Tables

APPENDIX E: I²C OVERVIEW

This section provides an overview of the Inter-Integrated Circuit (I²C) bus, with Section 15.2 discussing the operation of the SSP module in I²C mode.

The I^2C bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. This device will communicate with fast mode devices if attached to the same bus.

The I²C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, including general call support. Table E-1 defines some of the I²C bus terminology. For additional information on the I²C interface specification, refer to the Philips document "*The I²C bus and how to use it.*" #939839340011, which can be obtained from the Philips Corporation.

In the I^2C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of as operating in either of these two relations:

- · Master-transmitter and Slave-receiver
- · Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus.


TABLE E-1: I²C BUS TERMINOLOGY

External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the I^2C bus is limited only by the maximum bus loading specification of 400 pF.

E.1 <u>Initiating and Terminating Data</u> <u>Transfer</u>

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. The START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE E-1: START AND STOP CONDITIONS



Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

E.2 ADDRESSING I²C DEVICES

There are two address formats. The simplest is the 7-bit address format with a $R\overline{W}$ bit (Figure E-2). The more complex is the 10-bit address with a $R\overline{W}$ bit (Figure E-3). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.








FIGURE E-3: I²C 10-BIT ADDRESS FORMAT



E.3 Transfer Acknowledge

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (\overline{ACK}) (Figure E-4). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure E-1).

FIGURE E-4: SLAVE-RECEIVER ACKNOWLEDGE



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure E-5. The slave will inherently stretch the clock, when it is a transmitter, but will not when it is a receiver. The slave will have to clear the CKP bit to enable clock stretching when it is a receiver.




FIGURE E-5: DATA TRANSFER WAIT STATE

Figure E-6 and Figure E-7 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

FIGURE E-6: MASTER-TRANSMITTER SEQUENCE

For 7-bit address: For 10-bit address: S Slave Address R/W A1 Slave Address A2 S Slave Address R/W A Data A Data A/A P First 7 bits Second byte '0' (write) data transferred (write) (n bytes - acknowledge) A master transmitter addresses a slave receiver with a 7-bit address. The transfer direction is not changed. Data A Data A/A P A = acknowledge (SDA low) \overline{A} = not acknowledge (SDA high) From master to slave S = Start Condition A master transmitter addresses a slave receiver From slave to master P = Stop Condition with a 10-bit address.

FIGURE E-7: MASTER-RECEIVER SEQUENCE




FIGURE E-8: COMBINED FORMAT

(read or write) (n bytes + acknowledge)
S Slave Address R/W A Data A/A Sr Slave Address R/W A Data A/A P
(read) Sr = repeated (write) Direction of transfer Start Condition may change at this point
Transfer direction of data and acknowledgment bits depends on R/\overline{W} bits.
Combined format:
Sr Slave Address R/W A Slave Address A Data A $\stackrel{2}{}_{\alpha}$ Data A $\stackrel{2}{}_{\alpha}$ Data A/Ā Sr Slave Address R/W A Data A $\stackrel{2}{}_{\alpha}$ Data A $\stackrel{2}{}_$
(write) (read)
Combined format - A master addresses a slave with a 10-bit address, then transmits data to this slave and reads data from this slave.
A = acknowledge (SDA low) From master to slave A = not acknowledge (SDA high) From slave to master S = Start Condition P = Stop Condition

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure E-8.


E.4 <u>Multi-Master</u>

The I²C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

E.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure E-9), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE E-9: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:

- A repeated START condition
- · A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

E.5 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure E-10.




FIGURE E-10: CLOCK SYNCHRONIZATION

E.6 <u>I²C Timing Specifications</u>

Table E-2 (Figure E-11) and Table E-3 (Figure E-12) show the timing specifications as required by the Philips specification for I^2C . For additional information please refer to Section 15.2 and Section 20.5.

FIGURE E-11: I²C BUS START/STOP BITS TIMING SPECIFICATION




TABLE E-2: I²C BUS START/STOP BITS TIMING SPECIFICATION

Microchip Parameter								
No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	—	—		Only relevant for repeated
		Setup time	400 kHz mode	600	—	—	ns	START condition
91	THD:STA	START condition	100 kHz mode	4000	—	-	ns	After this period the first clock pulse is generated
		Hold time	400 kHz mode	600	—	—	115	
92	TSU:STO	STOP condition	100 kHz mode	4700	—	_	ns	
		Setup time	400 kHz mode	600	—	—		
93	THD:STO	STOP condition	100 kHz mode	4000 ‡	—	—	ns	
		Hold time	400 kHz mode	600 ‡	—	—		




FIGURE E-12: I²C BUS DATA TIMING SPECIFICATION

TABLE E-3: I²C BUS DATA TIMING SPECIFICATION

Microchip Parameter								
No.	Sym	Characteristic		Min	Max	Units	Conditions	
100	Thigh	Clock high time	100 kHz mode	4.0	—	μs		
			400 kHz mode	0.6	—	μs		
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs		
			400 kHz mode	1.3	—	μs		
102	TR	SDA and SCL rise	100 kHz mode	-	1000	ns		
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF	
103	TF	SDA and SCL fall time	100 kHz mode	-	300	ns		
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF	
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated	
		setup time	400 kHz mode	0.6	—	μs	START condition	
91	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock	
		time	400 kHz mode	0.6	—	μs	pulse is generated	
106	THD:DAT	Data input hold time	100 kHz mode	0		ns		
			400 kHz mode	0	0.9	μs	1	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2	
			400 kHz mode	100	—	ns	1	
92	TSU:STO	STOP condition setup	100 kHz mode	4.7	_	μs		
		time	400 kHz mode	0.6	—	μs	1	
109	ΤΑΑ	Output valid from	100 kHz mode	-	3500	ns	Note 1	
		clock	400 kHz mode	-	1000	ns		
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission can start	
D102	Cb	Bus capacitive loading		-	400	pF		

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

APPENDIX F: STATUS AND CONTROL REGISTERS

FIGURE F-1: PIC17C7XX REGISTER FILE MAP

Addr	Unbanked	
00h	INDF0	
01h	FSR0	
02h	PCL	
03h	PCLATH	
04h	ALUSTA	
05h	TOSTA	
06h	CPUSTA	1
07h	INTSTA	1
08h	INDF1	
09h	FSR1	1
0Ah	WREG	
0Bh	TMR0L	1
0Ch	TMR0H	1
0Dh	TBLPTRL	1
0Eh	TBLPTRH	1
0Fh	BSR	
	Bank 0	в
10h	PORTA	F
11h	DDRB	

	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾	Bank 4 ⁽¹⁾	Bank 5 ⁽¹⁾	Bank 6 ⁽¹⁾	Bank 7 ⁽¹⁾	Bank 8 ⁽⁴⁾
10h	PORTA	DDRC	TMR1	PW1DCL	PIR2	DDRF	SSPADD	PW3DCL	DDRH
11h	DDRB	PORTC	TMR2	PW2DCL	PIE2	PORTF	SSPCON1	PW3DCH	PORTH
12h	PORTB	DDRD	TMR3L	PW1DCH	—	DDRG	SSPCON2	CA3L	DDRJ
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCSTA2	PORTG	SSPSTAT	САЗН	PORTJ
14h	RCREG1	DDRE	PR1	CA2L	RCREG2	ADCON0	SSPBUF	CA4L	_
15h	TXSTA1	PORTE	PR2	CA2H	TXSTA2	ADCON1	—	CA4H	_
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXREG2	ADRESL	—	TCON3	—
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBRG2	ADRESH	—	-	_

	Unbanked			
18h	PRODL			
19h	PRODH			
1Ah 1Fh	General Purpose RAM			
	Bank 0 ⁽²⁾	Bank 1 ⁽²⁾	Bank 2 ^(2, 3)	Bank 3 ^(2, 3)
20h				
	General Purpose RAM	General Purpose RAM	General Purpose RAM	General Purpose RAM

Note 1: SFR file locations 10h - 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.

3: RAM bank 3 is not implemented on the PIC17C752 and the PIC17C762. Reading any unimplemented register reads '0's.

4: Bank 8 is only implemented on the PIC17C76X devices.

FIGURE F-2: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

R/W - 1	₽ /\\/_ 1	R/W - 1	P/\/_ 1	R/W - x	R/W - x	R/W - x	R/W - x	
FS3 bit7	FS2	FS1	FS0	OV	Z	DC	C bit0	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7-6:	FS3:FS2 : 00 = Post	auto-dec	rement FS	SR1 value				(x = unknown)
	01 = Post 1x = FSR	auto-incr 1 value de						
bit 5-4:	FS1:FS0 : 00 = Post 01 = Post 1x = FSR	auto-dec	rement FS ement FS	R0 value R0 value				
bit 3:	which cau	used for uses the si ow occurr	gn bit (bit ed for sigr	7) to chan	ge state.	,	dicates an c c operation)	overflow of the 7-bit magnitude,
bit 2:	Z : Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The results of an arithmetic or logic operation is not zero							
bit 1:		F and ADD y-out from rry-out fro	Lw instruct the 4th lo m the 4th	ow order b low order	it of the res bit of the re 1.		ed	
bit 0:	of the sec For rotate register. 1 = A carr	F and ADD cond opera (RRCF, RI y-out from	nd. CF) instru	ctions, this	s bit is loac t bit of the i	led with ei result occu	ther the hig	y adding the two's complement h or low order bit of the source
	0 = No ca Note: For			•	nt bit of the 1.	e result		

-

INTEDG		/W - 0 T0CS	R/W - 0 T0PS3	R/W - 0 T0PS2	R/W - 0 T0PS1	R/W - 0 T0PS0	U - 0 —	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
	INTEDG: RA0/ This bit selects 1 = Rising edg 0 = Falling edg	s the ed e of RA	ge upon w D/INT pin g	hich the in generates i	terrupt is d nterrupt	etected.		
	TOSE : Timer0 This bit selects When TOCS = 1 = Rising edg 0 = Falling edg When TOCS = Don't care	s the ed <u>0 (Exte</u> le of RA le of RA	ge upon w e <u>rnal Clock</u> 1/T0CKI pi 1/T0CKI p	hich TMR() n increme in increme) will incren	and/or sets		
	TOCS : Timer0 This bit selects 1 = Internal ins 0 = External cl	s the clo struction	ck source clock cycl	for Timer0 e (TCY)				
	TOPS3:TOPSO These bits sele							
	T0PS3:T0PS	0 Pr	escale Val	ue				
	0000 0001 0010 0011 0100 0101 0110		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128					

FIGURE F-3: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

FIGURE F-4: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U - 0 — bit7	U - 0 R - 1 R - 1 R - 1 R/W - 0 R/W - 1 - STKAV GLINTD TO PD POR BOR bit0 bit0 U = Unimplemented bit, Read as '0' Bot it, Read as '0' Read as '0' Read as '0'
h it 7 C.	- n = Value at POR reset
	Unimplemented: Read as '0'
bit 5:	 STKAV: Stack Available bit This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow). 1 = Stack is available 0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)
bit 4:	 GLINTD: Global Interrupt Disable bit This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt. 1 = Disable all interrupts 0 = Enables all un-masked interrupts
bit 3:	TO: WDT Time-out Status bit 1 = After power-up or by a CLRWDT instruction 0 = A Watchdog Timer time-out occurred
bit 2:	PD : Power-down Status bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 1:	POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set by software after a Power-on Reset occurs)
bit 0:	BOR: Brown-out Reset Status bit When BODEN configuration bit is set (enabled): 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set by software) When BODEN configuration bit is clear (disabled): Don't care

-

R - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	
PEIF	T0CKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	R = Readable bit
bit7							bit0	W = Writable bit
								- n = Value at POR reset
bit 7:		the OR ogic force pheral int	of all peri es progran errupt is p	pheral into n executio pending				eir corresponding enable bits. Th ipheral interrupt is pending.
bit 6:	1 = The se	cleared l oftware s	by hardwa	ire, when t	the interru red on the	pt logic fo RA1/T0C		m execution to address (18h).
bit 5:	T0IF : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to address (10h). 1 = TMR0 overflowed 0 = TMR0 did not overflow							
bit 4:		cleared l oftware s	by hardwa	ire, when t	the interru red on the	RA0/INT	pin	m execution to address (08h).
bit 3:	PEIE: Per This bit ac set. 1 = Enable 0 = Disable	cts as a g e periphe	lobal enal	ble bit for	the periph	eral interro	upts that ha	ave their corresponding enable bi
bit 2:	TOCKIE : I 1 = Enable 0 = Disabl	e softwar	e specifie	d edge int	errupt on	bit the RA1/T	OCKI pin	
bit 1:	TOIE : TMF 1 = Enable 0 = Disabl	e TMR0 o	overflow in	iterrupt	bit			
bit 0:	INTE: Ext 1 = Enable 0 = Disabl	e softwar	e specifie	d edge int	errupt on	the RA0/I		

FIGURE F-5: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

FIGURE F-6: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

R/W - 0	R/W - 0) R/W-0	
RBIE	TMR3IE TMR2IE TMR1IE CA2IE CA1IE TX1IE		R = Readable bit
bit7		bit0	W = Writable bit -n = Value at POR reset
bit 7:	RBIE : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change		
bit 6:	TMR3IE : TMR3 Interrupt Enable bit 1 = Enable TMR3 interrupt 0 = Disable TMR3 interrupt		
bit 5:	TMR2IE : TMR2 Interrupt Enable bit 1 = Enable TMR2 interrupt 0 = Disable TMR2 interrupt		
bit 4:	TMR1IE : TMR1 Interrupt Enable bit 1 = Enable TMR1 interrupt 0 = Disable TMR1 interrupt		
bit 3:	CA2IE : Capture2 Interrupt Enable bit 1 = Enable Capture2 interrupt 0 = Disable Capture2 interrupt		
bit 2:	CA1IE : Capture1 Interrupt Enable bit 1 = Enable Capture1 interrupt 0 = Disable Capture1 interrupt		
bit 1:	TX1IE : USART1 Transmit Interrupt Enable bit 1 = Enable USART1 Transmit buffer empty interrupt 0 = Disable USART1 Transmit buffer empty interrupt		
bit 0:	RC1IE : USART1 Receive Interrupt Enable bit 1 = Enable USART1 Receive buffer full interrupt 0 = Disable USART1 Receive buffer full interrupt		

FIGURE F-7: PIE2 REGISTER (ADDRESS: 11h, BANK	FIGURE F-7:	PIE2 REGISTER (ADDRESS: 11h, BANK 4)
---	-------------	--------------------------------------

R/W - 0		R/W - 0	U - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0		
SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	R = Readable bit	
bit7							bit0	W = Writable bit -n = Value at POR reset	
bit 7:	1 = Enable	/nchronous e SSP Interi le SSP Inter	rupt	Interrupt	Enable bit			T = Value at FOR leset	
bit 6:	1 = Enable	us Collision e Bus Collis e Bus Collis	ion Interru	ot					
bit 5:	5: ADIE: A/D Module Interrupt Enable bit 1 = Enable A/D Module Interrupt 0 = Disable A/D Module Interrupt								
bit 4:	Unimplen	nented: Re	ad as '0'						
bit 3:	it 3: CA4IE : Capture4 Interrupt Enable bit 1 = Enable Capture4 Interrupt 0 = Disable Capture4 Interrupt								
bit 2:	CA3IE: Capture3 Interrupt Enable bit 1 = Enable Capture3 Interrupt 0 = Disable Capture3 Interrupt								
bit 1:	TX2IE : USART2 Transmit Interrupt Enable bit 1 = Enable USART2 Transmit Buffer Empty Interrupt 0 = Disable USART2 Transmit Buffer Empty Interrupt								
bit 0:	1 = Enable	SART2 Rec 9 USART2 F e USART2	Receive Bu	iffer Full In	terrupt				

FIGURE F-8: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

D/\\/_	< R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-1 R-0	
RBIF	TMR3IF TMR2IF TMR1IF CA2IF CA1IF TX1IF RC1IF	R = Readable bit
bit7	bit0	W = Writable bit -n = Value at POR reset
bit 7:	RBIF : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (software must end the misn	
	0 = None of the PORTB inputs have changed	
bit 6:	TMR3IF: TMR3 Interrupt Flag bit If Capture1 is enabled (CA1/PR3 = 1) 1 = TMR3 overflowed 0 = TMR3 did not overflow	
	If Capture1 is disabled (CA1/ $\overline{PR3} = 0$) 1 = TMR3 value has rolled over to 0000h from equalling the period r 0 = TMR3 value has not rolled over to 0000h from equalling the peri	
bit 5:	TMR2IF : TMR2 Interrupt Flag bit 1 = TMR2 value has rolled over to 0000h from equalling the period r 0 = TMR2 value has not rolled over to 0000h from equalling the period	
bit 4:	TMR1IF : TMR1 Interrupt Flag bit <u>If TMR1 is in 8-bit mode (T16 = 0)</u> 1 = TMR1 value has rolled over to 0000h from equalling the period r 0 = TMR1 value has not rolled over to 0000h from equalling the period r	
	<u>If Timer1 is in 16-bit mode (T16 = 1)</u> 1 = TMR2:TMR1 value has rolled over to 0000h from equalling the p 0 = TMR2:TMR1 value has not rolled over to 0000h from equalling t	5 ()
bit 3:	CA2IF : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin	
bit 2:	CA1IF : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin	
bit 1:	TX1IF : USART1 Transmit Interrupt Flag bit (State controlled by hard 1 = USART1 Transmit buffer is empty 0 = USART1 Transmit buffer is full	lware)
bit 0:	RC1IF : USART1 Receive Interrupt Flag bit (State controlled by hard 1 = USART1 Receive buffer is full 0 = USART1 Receive buffer is empty	łware)

FIGURE F-9: PIR2 REGISTER (ADDRESS: 10h, BANK 4)

SSPIF	N R/W - 0 R/W - 0 R/W - 0 R - 1 R - 0 BCLIF ADIF — CA4IF CA3IF TX2IF RC2IF R = Readable bit
bit7	bit0 W = Writable bit -n = Value at POR reset
bit 7:	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	1 = The SSP interrupt condition has occurred, and must be cleared in software before returning from th interrupt service routine. The conditions that will set this bit are:
	SPI
	A transmission/reception has taken place.
	I ² C Slave / Master
	A transmission/reception has taken place. I ² C Master
	The initiated start condition was completed by the SSP module.
	The initiated stop condition was completed by the SSP module.
	The initiated restart condition was completed by the SSP module.
	The initiated acknowledge condition was completed by the SSP module. A start condition occurred while the SSP module was idle (Multimaster system).
	A stop condition occurred while the SSP module was idle (Multimaster system).
	0 = An SSP interrupt condition has NOT occurred.
bit 6:	BCLIF: Bus Collision Interrupt Flag bit
	1 = A bus collision has occurred in the SSP, when configured for I ² C master mode
	0 = No bus collision has occurred
bit 5:	ADIF: A/D Module Interrupt Flag bit
	1 = An A/D conversion is complete 0 = An A/D conversion is not complete
bit 4:	Unimplemented: Read as '0'
bit 3:	CA4IF: Capture4 Interrupt Flag bit
511 0.	1 = Capture event occurred on RE3/CAP4 pin
	0 = Capture event did not occur on RE3/CAP4 pin
bit 2:	CA3IF: Capture3 Interrupt Flag bit
	1 = Capture event occurred on RG4/CAP3 pin
	0 = Capture event did not occur on RG4/CAP3 pin
bit 1:	TX2IF:USART2 Transmit Interrupt Flag bit (State controlled by hardware)
	1 = USART2 Transmit buffer is empty 0 = USART2 Transmit buffer is full
bit 0:	RC2IF: USART2 Receive Interrupt Flag bit (State controlled by hardware)
DIL U.	1 = USART2 Receive buffer is full

FIGURE F-10: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

CSRC	R/W - 0 R/W - 0 U - 0 U - 0 R - 1 R/W - x TX9 TXEN SYNC — TRMT TX9D R = Readable bit
bit7	bit0 W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	CSRC: Clock Source Select bit Synchronous mode: 1 = Master Mode (Clock generated internally from BRG) 0 = Slave mode (Clock from external source) Asynchronous mode: Don't care
bit 6:	TX9 : 9-bit Transmit Select bit1 = Selects 9-bit transmission0 = Selects 8-bit transmission
bit 5:	TXEN: Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled SREN/CREN overrides TXEN in SYNC mode
bit 4:	SYNC: USART Mode Select bit (Synchronous/Asynchronous) 1 = Synchronous mode 0 = Asynchronous mode
bit 3-2:	Unimplemented: Read as '0'
bit 1:	TRMT : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full
bit 0:	TX9D : 9th bit of transmit data (can be used to calculated the parity in software)

FIGURE F-11: RCSTA1 REGISTER (ADDRESS: 13h, BANK 0) RCSTA2 REGISTER (ADDRESS: 13h, BANK 4)

	R/W - 0			U - 0	R - 0	<u>R-0</u>	R - x	
SPEN bit7	RX9	SREN	CREN	_	FERR	OERR	RX9D bit 0	R = Readable bit W = Writable bit
DIT							DIT U	-n = Value at POR reset
								(x = unknown)
bit 7:	1 = Config	erial Port E gures TX/C port disat	K and RX	/DT pins a	as serial po	ort pins		
bit 6:	1 = Select	t Receive ts 9-bit rec ts 8-bit rec	eption					
bit 5:	This bit er Synchron 1 = Enable 0 = Disabl Note: This	nables the ous mode e reception le reception s bit is igno nous mod	<u>:</u> n n pred in syn	of a singl	e byte. Afte slave rece	Ū	the byte, t	his bit is automatically cleared.
bit 4:	This bit er Asynchron 1 = Enable 0 = Disabl Synchron 1 = Enable	nables the nous mod e continuc les continu ous mode es continu	<u>e:</u> ous receptio ous recep <u>:</u>	s reception on tion	on of serial CREN is cle		EN override	es SREN)
bit 3:	Unimpler	nented: R	ead as '0'					
bit 2:			Jpdated by	reading I	RCREG)			
bit 1:	1 = Overru	verrun Err un (Cleare errun erro	d by clear	ng CREN)			
bit 0:	RX9D : 9th							

FIGURE F-12: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0		
CA2ED1	CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS	R = Readable bit
bit7	bit0	W = Writable bit
		-n = Value at POR reset
bit 7-6:	CA2ED1:CA2ED0: Capture2 Mode Select bits	
	00 = Capture on every falling edge	
	01 = Capture on every rising edge 10 = Capture on every 4th rising edge	
	11 = Capture on every 16th rising edge	
bit 5-4:	CA1ED1:CA1ED0: Capture1 Mode Select bits	
	00 = Capture on every falling edge	
	01 = Capture on every rising edge	
	10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 3:	T16: Timer2: Timer1 Mode Select bit	
	1 = Timer2 and Timer1 form a 16-bit timer	
	0 = Timer2 and Timer1 are two 8-bit timers	
bit 2:	TMR3CS: Timer3 Clock Source Select bit	
	1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin	
	0 = TMR3 increments off the internal clock	
bit 1:	TMR2CS: Timer2 Clock Source Select bit	
	1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin	
	0 = TMR2 increments off the internal clock	
bit 0:	TMR1CS: Timer1 Clock Source Select bit	
	1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin	
	0 = TMR1 increments off the internal clock	

R - 0	R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	
CA2OV bit7	FCA10VFPWM20NPWM10NCA1/PR3TMR30NTMR20NTMR10N bit0	R = Readable bit W = Writable bit
bit 7:		-n = Value at POR reset
Dit 7.	CA2OVF: Capture2 Overflow Status bit This bit indicates that the capture value had not been read from the captur before the next capture event occurred. The capture register retains the olde capture before overflow). Subsequent capture events will not update the ca value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register	st unread capture value (la
bit 6:	CA1OVF : Capture1 Overflow Status bit This bit indicates that the capture value had not been read from (PR3H/CA1H:PR3L/CA1L) before the next capture event occurred. The cap est unread capture value (last capture before overflow). Subsequent captur capture register with the TMR3 value until the capture register has been read 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register	oture register retains the old re events will not update th
bit 5:	 PWM2ON: PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction 	n)
bit 4:	 PWM1ON: PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction 	on)
bit 3:	CA1/PR3: CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)	a period register)
bit 2:	TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3	
bit 1:	TMR2ON : Timer2 On bit This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2	form the 16-bit timer (T16
bit 0:	TMR10N : Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit TMR2:TMR1 0 = Stops 16-bit TMR2:TMR1	
	When T16 is clear (in 8-bit Timer Mode) 1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1	

FIGURE F-14: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

U-0	R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0
bit7	CA4OVF CA3OVF CA4ED1 CA4ED0 CA3ED1 CA3ED0 PWM3ON bit0 bit0 bit0 bit0 cmiplemented bit, Reads as '0' cmiplemented bit, Reads as '0'
bit 7:	Unimplemented: Read as '0'
bit 6:	CA4OVF : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers
bit 5:	CA3OVF: Capture3 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA3H:CA3L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture3 registers 0 = No overflow occurred on Capture3 registers
bit 4-3:	CA4ED1:CA4ED0: Capture4 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 2-1:	CA3ED1:CA3ED0: Capture3 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 0:	PWM3ON: PWM3 On bit 1 = PWM3 is enabled (The RG5/PWM3 pin ignores the state of the DDRG<5> bit) 0 = PWM3 is disabled (The RG5/PWM3 pin uses the state of the DDRG<5> bit for data direction)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
CHS3	CHS2	CHS1	CHS0	—	GO/DONE	—	ADON	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-4:			og Channe	el Select b	its			
		hannel 0,						
		hannel 1, hannel 2,	· /					
		hannel 3,						
		hannel 4,	· /					
		hannel 5,	· /					
		hannel 6,	· /					
		hannel 7, hannel 8,						
		hannel 9,	· /					
		hannel 10						
		hannel 11						
			, (AN12) (F					
			, (AN13) (F , (AN14) (F		.,			
			, (AN14) (F		.,			
), do not s		,,			
bit 3:	Unimple	mented: F	Read as '0'					
bit 2:	GO/DON	E: A/D Co	nversion S	Status bit				
	If ADON							
							onversion wl	hich is automatically cleared
			nen the A/ not in pro		sion is complete	e)		
bit 1:			Read as '0'	0				
bit 0:	ADON: A	/D On bit						
			nodule is o					
	0 = A/D c	onvortor r	nodulo ic d	but off a				

FIGURE F-15: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

FIGURE F-16: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

											_						
R/W-0	R/W-0		/W-0	U-0		R/W-0	1	N-0		W-0		W-0				1.14	
ADCS1	ADCS	0 A	DFM		P	CFG3	PC	=G2	PC	FG1		FG0	- I.a.		adabl itable		
bit7												bit0			imple		bd
															read		
													- I				reset
bit 7-6:	ADCS		50· A/F) Conve	ersion	Clock S	Select h	its									
5117 0.	$00 = F_{0}$			00111													
	01 = Fo	osc/32															
	10 = Fo	osc/64															
	11 = Fi	RC (Clo	ck deriv	ved from	m an ir	iternal	RC osc	illatio	n)								
bit 5:	ADFM:	A/D R	esult fo	ormat s	elect												
	1 = Rig	iht justi	fied. 6	Most S	ignifica	ant bits	of ADF	RESH	are re	ead a	s '0'.						
	0 = Lef	t justifi	ed. 6 L	east Si	gnifica	nt bits o	of ADR	ESL a	are rea	ad as	'0'.						
bit 4:	Unimp	lemen	ted: Re	ead as	'0'												
bit 3-0:	PCFG	:PCFC	31 · A/D	Port C	Configu	ration (Control	bits									
5.00 0.					. on ing a			0.10									
PCFG3	:PCFG1	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
	: PCFG1	AN15	AN14	AN13	AN12	AN11	AN10	AN9 A	AN8 A	AN7 A	AN6 A	AN5 A	AN4 A	AN3 A	AN2 A	AN1 A	AN0 A
0		-		-				-	-			-		-			-
0	00	A	А	A	Α	Α	A	A	A	Α	A	A	А	A	Α	A	A
00	00	A D	A A	A	A A	A A	A	A	A	A D	A	A	A A	A	A A	A A	A A
	00 01 10	A D D	A A D	A A A	A A A	A A A	A A A	A A A	A A A	A D D	A A D	A A A	A A A	A A A	A A A	A A A	A A A
	00 01 10 11	A D D D	A A D D	A A A D	A A A A	A A A A	A A A A	A A A A	A A A A	A D D	A A D D	A A A D	A A A A	A A A A	A A A A	A A A A	A A A A
	00 01 10 11 00	A D D D D	A A D D D	A A A D D	A A A A D	A A A A A	A A A A A	A A A A A	A A A A A	A D D D D	A A D D D	A A A D D	A A A D	A A A A A	A A A A A	A A A A A	A A A A A
	00 01 10 11 00 01	A D D D D D	A A D D D D	A A A D D D D	A A A D D	A A A A A D	A A A A A A	A A A A A A	A A A A A A	A D D D D D	A A D D D D	A A A D D D	A A A D D	A A A A A D	A A A A A A	A A A A A A	A A A A A A
	00 01 10 11 00 01 10	A D D D D D D D D	A D D D D D D D	A A D D D D D D	A A A D D D D	A A A A D D D D	A A A A A A D	A A A A A A A	A A A A A A A	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A A D D D	A A A A A A D	A A A A A A A	A A A A A A A A
	00 01 10 11 00 01 10 11	A D D D D D D D D	A D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A A D	A A A A A A A	A A A A A A A	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A A D D D	A A A A A A D	A A A A A A A	A A A A A A A A
	00 01 10 11 00 01 10 11	A D D D D D D D D og inpu	A A D D D D D D t	A A D D D D D D D D D	A A A D D D D D D D D D	A A A A D D D D	A A A A A A D D	A A A A A A A	A A A A A A A	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A A D D D	A A A A A A D	A A A A A A A	A A A A A A A A
00 00 01 10 11 11 11	00 01 10 11 00 01 10 11 10 11 12 x = Analo	A D D D D D D D D D D D D D D D D D D D	A A D D D D D D t	A A D D D D D D D D D C Refere	A A A D D D D D D D D D D Igital	A A A A D D D D I/O	A A A A A D D D	A A A A A A A	A A A A A A A	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A A D D D	A A A A A A D	A A A A A A A	A A A A A A A A
00 00 01 10 11 11 11	00 01 10 11 00 01 10 11 11 x = Anako	A D D D D D D D D C S A/D \ D C S C A/D \ D C	A A D D D D D t t Voltage	A A D D D D D D D D C Referent the VR	A A A D D D D D D D Cligital ence Se EF+ an	A A A A D D D D V/O elect bi d VREF	A A A A A D D D	A A A A A A A	A A A A A A A	A D D D D D D D	A A D D D D D D	A A D D D D	A A A D D D D	A A A A A D D D	A A A A A A D	A A A A A A A	A A A A A A A A
00 00 01 10 11 11 11	00 01 10 11 00 01 11 10 11 11 x = Anako PCFG(1 = A/E	A D D D D D D D D D D D C R/D V O refere D refere	A D D D D D t t	A A D D D D D D D D = I Reference the VR AVDD a	A A A D D D D D D D igital ence Se EF+ an	A A A A D D D V/O elect bi d VREF SS	A A A A A D D t - pins	A A A A A A D	A A A A A A D	A D D D D D D	A D D D D D	A A D D D D	A A A D D D D	A A A A D D D	A A A A A D D	A A A A A A A	A A A A A A A A

FIGURE F-17: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 13h, BANK 6)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/Ā	Р	S	R/W	UA	BF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	<u>SPI Mas</u> 1 = Input	t <u>er Mode</u> data sarr		Phase bit of data out dle of data o				
	<u>SPI Slav</u> SMP mu		red when S	PI is used ir	slave mode			
	1= Slew	rate contr			speed mode ed mode (400		d 1 MHz)	
bit 6:	$\frac{CKP = 0}{1 = Data}$ $0 = Data$ $\frac{CKP = 1}{1 = Data}$	transmitte transmitte transmitte	ed on rising ed on falling ed on falling	Figure 15-9 edge of SC edge of SC edge of SC edge of SC	к к	, and Figure	15-12)	
bit 5:	1 = Indic	ates that t	he last byte		ly) transmitted w transmitted w			
bit 4:	This bit 1 = Indic	ates that a	d when the	is been dete	dule is disabl ected last (this			
bit 3:	This bit 1 = Indic	ates that a	d when the	as been dete	dule is disabl acted last (this			
bit 2:	This bit h the next $\ln l^2 C$ sla 1 = Read 0 = Write $\ln l^2 C$ m 1 = Trans 0 = Trans	nolds the I start bit, s ave mode: d aster mod smit is in p smit is not	R/W bit infor top bit, or n <u>e:</u> progress in progress	ot ACK bit.	wing the last a			only valid from the address match
bit 1:	1 = Indic	ates that t	he user nee	C slave mod eds to updat be updated	e the address	in the SSPA	DD register	
bit 0:	BF: Buffe	er Full Sta	tus bit	-				
	1 = Rece	ive comp	l ² C modes) lete, SSPBL omplete, SS	JF is full PBUF is em	pty			
	1 = Data		in progress		clude the \overline{ACI} ude the \overline{ACK}			

5

FIGURE F-18: SSPCON1: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 11h, BANK 6)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	 W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
oit 7:	Master Mod			r was attem	nted while t	he l ² C con	ditions were	not valid for a
	transmi 0 = No colli <u>Slave Mode</u> 1 = The SS	ssion to be s sion <u>e:</u> PBUF regist pe cleared in	started					
oit 6:	SSPOV: Re	ceive Overf	low Indicate	or bit				
	in SSP only tra	byte is recei SR is lost. C ansmitting da d transmiss	Overflow ca ata, to avoid	n only occu d setting ov	r in slave me erflow. In ma	ode. In slav aster mode	the overflow	s data. In case of overflow, the da user must read the SSPBUF, ever bit is not set since each new rece e cleared by software).
		s received w SSPOV mus					revious byte.	SSPOV is a "don't care" in transr
oit 5:		nchronous S des, when ei			st be proper	ly configure	ed as input o	r output.
							ne source of	the serial port pins
							the source of	of the serial port pins
	Note: In S	SPI mode, p	ins must be	e properly c	onfigured a	s input or o	utput.	
oit 4:	$\frac{\text{In SPI mod}}{1 = \text{Idle stat}}$ $0 = \text{Idle stat}$ $\frac{\text{In I}^2\text{C slave}}{\text{SCK releas}}$ $1 = \text{Enable}$ $0 = \text{Holds c}$ $\frac{\text{In I}^2\text{C mast}}{\text{Unused in t}}$	te for clock i te for clock i <u>e mode</u> e control clock lock low (clo <u>er mode</u> this mode	s a high lev s a low leve ock stretch)	el (Used to el		. ,		
bit 3-0:	0000 = SP 0001 = SP 0010 = SP 0100 = SP 0100 = SP 0101 = SP $0110 = I^2C$ $0111 = I^2C$	slave mode slave mode master mo served	de, clock = de, clock = de, clock = de, clock = S e, clock = S e, clock = S e, clock = S e, 7-bit addr e, 10-bit addr	Fosc/4 Fosc/16 Fosc/64 TMR2 outp CK pin. SS CK pin. SS ess Iress	ut/2 pin control pin control	enabled. disabled. S	S can be use	ed as I/O pin

FIGURE F-19: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN R = Readable bit bit7 bit0 bit0 bit0 bit0 bit0 bit0 bit0	bit, Read
bit7 W = Writable bit	oit, Read
	oit, Read
as '0' - n = Value at POR res	ot
bit 7: GCEN: General Call Enable bit (In I ² C slave mode only)	el
1 = Enable interrupt when a general call address (0000h) is received in the SSPSR.	
0 = General call address disabled.	
bit 6: ACKSTAT: Acknowledge Status bit (In I ² C master mode only)	
In master transmit mode: 1 = Acknowledge was not received from slave	
0 = Acknowledge was received from slave	
bit 5: ACKDT : Acknowledge Data bit (In I ² C master mode only)	
In master receive mode:	
Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. 1 = Not Acknowledge	
0 = Acknowledge	
bit 4: ACKEN : Acknowledge Sequence Enable bit (In I ² C master mode only).	
In master receive mode:	
1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit AKDT data bit. Automatically clear ware.	ed by hard-
0 = Acknowledge sequence idle	
Note: If the I ² C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF	may not be
written (or writes to the SSPBUF are disabled).	,
bit 3: RCEN : Receive Enable bit (In I ² C master mode only).	
1 = Enables Receive mode for I ² C 0 = Receive idle	
Note: If the I ² C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF	may not be
written (or writes to the SSPBUF are disabled).	may not be
bit 2: PEN : Stop Condition Enable bit (In I ² C master mode only).	
SCK release control 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.	
0 = Stop condition idle	
Note: If the I ² C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF	may not be
written (or writes to the SSPBUF are disabled).	
bit 1: RSEN : Repeated Start Condition Enabled bit (In I ² C master mode only)	
 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition idle. 	
Note: If the I ² C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF	may not be
written (or writes to the SSPBUF are disabled)	nay not be
bit 0: SEN: Start Condition Enabled bit (In I ² C master mode only)	
1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.	
0 = Start condition idle.	
Note: If the I ² C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF written (or writes to the SSPBUF are disabled).	may not be

INDEX

A A/D

Accuracy/Error	
ADCON0 Register	
ADCON1 Register	
ADIF bit	
Analog Input Model Block Diagram	182
Analog-to-Digital Converter	
Block Diagram	
Configuring Analog Port Pins	
Configuring the Interrupt	
Configuring the Module	
Connection Considerations	
Conversion Clock	
Conversions	
Converter Characteristics	
Delays	
Effects of a Reset	
Equations	
Flowchart of A/D Operation	
GO/DONE bit	
Internal Sampling Switch (Rss) Impedence	
Operation During Sleep	
Sampling Requirements	100
Sampling Time	
Source Impedence	
Time Delays	
Transfer Function	
A/D Interrupt	36. 299
A/D Interrupt Flag bit, ADIF	36 299
A/D Module Interrupt Enable, ADIE	
ACK	
Acknowledge Data bit, AKD	
Acknowledge Data bitr, AKD	
Acknowledge Pulse	
Acknowledge Sequence Enable bit, AKE	134 309
Acknowledge Status bit. AKS	
Acknowledge Status bit, AKS	. 134, 309
ADCON0	. 134, 309
ADCON0	. 134, 309 47 47
ADCON0	. 134, 309 47 47 200
ADCON0	134, 309 47 47 200 200
ADCON0	134, 309 47 47 200 200
ADCON0	. 134, 309 47 47 200 200 201
ADCON0	. 134, 309 47 200 200 201 34, 297
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299
ADCON0	. 134, 309 47 200 201 34, 297 36, 299 177
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 177 47
ADCON0	. 134, 309 47 47 200 201 34, 297 36, 299 177 47
ADCON0	. 134, 309 47 47 200 201 34, 297 36, 299 47 47 47 47
ADCON0	. 134, 309 47 47 200 201 34, 297 36, 299 177 47 47 47 43, 309 34, 309
ADCON0	. 134, 309 47 47 200 201 34, 297 36, 299 177 47 47 47 43, 309 34, 309
ADCON0	. 134, 309 47 47 200 201 34, 297 36, 299 47 47 47 43, 309 134, 309 157, 309
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 177 47 47 43, 309 134, 309 9
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 47 47 47 43, 309 46, 196
ADCON0	. 134, 309 47 200 200 201 . 34, 297 . 36, 299 . 47 . 134, 309 . 134, 309 . 157, 309 9 . 46, 196
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 177 36, 299 47 34, 309 34, 309 9 9 9 9 9
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 177 36, 299 47 34, 309 34, 309 9 9 9 9 9
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 434, 309 47, 309 46, 196 49 9 9 46, 196 49 201
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 434, 309 47, 309 46, 196 49 9 9 46, 196 49 201
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 434, 309 47, 309 46, 196 49 9 9 46, 196 49 201
ADCON0 ADCON1 ADCON1 ADCWN ADDWF ADDWF ADDWFC ADIF ADIF ADIF ADRES Register ADRESH ADRESH ADRESH AKD AIX ALUSTA 134 ALUSTA ALUSTA ANDLW ANDLW ANDLW ANDLW Application Note AN552,'Implementing Wake-up on Keystroke.' Application Note AN578, "Use of the SSP Module	. 134, 309 47 200 200 201 34, 297 36, 299 134, 297 47 . 134, 309 134, 309 134, 309 9 . 46, 196 49 201 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 134, 297 47 . 134, 309 134, 309 134, 309 9 . 46, 196 49 201 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 .134, 297 .134, 309 .134, 309 .157, 309 .46, 196 201 202
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 77 47 47 47 34, 309 134, 309 57, 309 9 9 46, 196 201 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 47 34, 309 46, 196 49 201 202 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 47 34, 309 46, 196 49 201 202 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 36, 299 47 47 47 34, 309 46, 196 49 201 202 202 72
ADCON0	. 134, 309 47 200 200 201 34, 297 .134, 297 .134, 297 .134, 309 .157, 309 .46, 196 201 202 202
ADCON0	. 134, 309 47 200 200 201 34, 297 .134, 297 .134, 309 .157, 309 .46, 196 201 202 .202 .202 .202 .202 .202 .202

Baud Rate Formula	
Baud Rate Generator	
Baud Rate Generator (BRG)	118
Baud Rates	
Asynchronous Mode	
Synchronous Mode	
BCF	
BCLIE	
BCLIF	
BF 132, 142, 157,	
Bit Manipulation	196
Block Diagrams A/D	470
Analog Input Model Baud Rate Generator	
BSR Operation	
External Brown-out Protection Circuit (Case1).	
External Power-on Reset Circuit	
External Program Memory Connection	
I ² C Master Mode	
I ² C Module	
Indirect Addressing	
On-chip Reset Circuit	
PORTD	
PORTE	
Program Counter Operation	
PWM	
RA0 and RA1	
RA2	
RA3	
RA4 and RA5	71
RB3:RB2 Port Pins	
RB7:RB4 and RB1:RB0 Port Pins	72
RC7:RC0 Port Pins	
SSP (I ² C Mode)	141
SSP (SPI Mode)	135
SSP Module (I ² C Master Mode)	
SSP Module (I ² C Slave Mode)	
SSP Module (SPI Mode)	131
Timer3 with One Capture and One Period	
Register	
TMR1 and TMR2 in 16-bit Timer/Counter Mode	ə 103
TMR1 and TMR2 in Two 8-bit Timer/Counter	
Mode	
TMR3 with Two Capture Registers	
Using CALL, GOTO	
WDT	
BODEN	
Borrow	
BRG	
Brown-out Protection Brown-out Reset (BOR)	
BIOWII-OUT RESET (BOR)	
BSFBSR	
	-,
BSR Operation	
BTFSC	
BTFSS	
BTG Buffer Full bit, BF	
Buffer Full Status bit, BF	
Bus Arbitration	168
Bus Collision	100
Section Bus Collision During a RESTART Condition	
Bus Collision During a RESTART Condition	
Bus Collision During a Start Condition Bus Collision During a Stop Condition	
Bus Collision During a Stop Condition Bus Collision Interrupt Enable, BCLIE	
Bus Collision Interrupt Flag bit, BCLIF	
Dus Completi Interrupt i lay bit, DOLIF	50, 299

© 1998 Microchip Technology Inc.

C		
C	. 9, 49, 2	92
C Compiler		33
CA1/PR3		
CA1ED0		
CA1ED1	!	99
CA1IE	:	33
CA1IF		
CA10VF		
CA2ED0	!	99
CA2ED1		99
CA2H		
CA2IE	,	
CA2IF	5, 109, 2	98
CA2L		47
CA2OVF		
САЗН		
CA3IE	34, 2	97
CA3IF	36 2	99
CA3L	,	
CA4H	•••••••	48
CA4IE	34, 2	97
CA4IF		
Calculating Baud Rate Error		
CALL	52, 2	05
Capacitor Selection		
Ceramic Resonators		16
Crystal Oscillator		
Capture	99, 1	80
Capture Sequence to Read Example	1	11
		• •
Capture1		
Mode		
Overflow	1, 303, 3	04
Capture1 Interrupt	35 2	ae
Capture i interrupt		
Capture2		
Capture2 Mode		
Mode		99
	1, 303, 3	99 04
Mode Overflow	1, 303, 3 35, 2	99 04 98
Mode Overflow	1, 303, 3 35, 2 34, 2	99 04 98 97
Mode Overflow	1, 303, 3 35, 2 34, 2	99 04 98 97
Mode Overflow	1, 303, 3 35, 2 34, 2 34, 2	99 04 98 97 99
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2	99 04 98 97 99 97
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2 34, 2	99 04 98 97 99 97 99
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2 34, 2	99 04 98 97 99 97 99
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2 36, 2	99 04 98 97 99 97 99
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2 36, 2	99 04 98 97 99 97 99 .9
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 34, 2 36, 2	99 04 98 97 99 97 99 .9 15 52
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 36, 2 36, 2 36, 2 36, 2	99 04 98 97 99 97 99 .9 15 52 07
Mode Overflow	1, 303, 3 35, 2 34, 2 36, 2 36, 2 36, 2 36, 2 36, 2	99 04 98 97 99 97 99 .9 15 52 07
Mode Overflow	1, 303, 3 35, 2 35, 2 34, 2 36, 2 36, 2 36, 2 33, 2 33, 3	99 04 98 97 99 .9 15 52 07 08
Mode	1, 303, 3 35, 2 34, 2 36, 2 36, 2 36, 2 36, 2 36, 2 33, 3 133, 3	99 04 97 99 99 15 52 07 08 91
Mode Overflow 100, 10 Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler. Clock Polarity Select bit, CKP	1, 303, 3 35, 2 34, 2 36, 2 36, 2 36, 2 	99 04 98 97 99 97 15 52 07 08 91 08
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Enable, CA3IF Enable, CA3IF Capture4 Interrupt Enable, CA4IE Enable, CA4IE Enable, CA4IF Capture4 Interrupt Flag bit, CA4IF Carture4 Interrupt Flag bit, CA4IF Enable, CA4IF Ceramic Resonators Circular Buffer Enable, CKE CKE CKE CKE Cloaring the Prescaler. Clock/Instruction Cycle (Figure)	1, 303, 3 35, 2 36, 2 36, 2 36, 2 36, 2 36, 2 33, 3 132, 3 133, 3	99 04 97 99 97 99 15 52 07 08 91 08
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Enable, CA3IF Enable, CA3IF Capture4 Interrupt Enable, CA4IE Enable, CA4IE Enable, CA4IF Capture4 Interrupt Flag bit, CA4IF Carture4 Interrupt Flag bit, CA4IF Enable, CA4IF Ceramic Resonators Circular Buffer Enable, CKE CKE CKE CKE Cloaring the Prescaler. Clock/Instruction Cycle (Figure)	1, 303, 3 35, 2 36, 2 36, 2 36, 2 36, 2 36, 2 33, 3 132, 3 133, 3	99 04 97 99 97 99 15 52 07 08 91 08
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler. Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle Clocking Scheme/Instruction Cycle	1, 303, 3 	99 04 97 99 97 99 15 52 07 08 91 08 19
Mode Overflow 100, 10 Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP CKP Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRF	1, 303, 3 35, 2 36, 2 36, 2 34, 2 36, 2 36, 2 	99 98 97 99 97 99 15 52 07 08 91 08 19 08
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA4IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRF 10 CLRWDT 100	1, 303, 3 35, 2 36, 2 36, 2 34, 2 36, 2 36, 2 	99 98 97 99 97 99 15 52 07 08 91 08 19 08
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Enable, CA4IF Capture4 Interrupt Flag bit, CA4IF Carting Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Carting Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler. Clock/Instruction Cycle (Figure) Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle. CLRF CLRWDT Code Examples Code Examples	1, 303, 3 35, 2 34, 2 34, 2 36, 2 34, 2, 34, 2 34, 2 3	99 94 99 97 99 97 99 15 52 07 08 91 08 19 05 06
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IF Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Enable, CA4IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Capture4 Interrupt Flag bit, CA4IF Carganic Resonators Circular Buffer CKE CKP Clearing the Prescaler. Clock/Instruction Cycle (Figure) Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle. CLRF CLRWDT Code Examples Code Examples Code Scheme/Instruction Cycle	1, 303, 3 35, 2 34, 2 34, 2 36, 2 34, 2, 34, 2 34, 2 3	99 94 99 97 99 97 99 15 52 07 08 91 08 19 05 06
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Enable, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRF 100, 10 Code Examples 100, 10 Indirect Addressing 100, 10	1, 303, 3 35, 2 34, 2 36, 2 36, 2 36, 2 34, 2 36, 2 34, 2 36, 2 34, 2 36, 2 37, 3 37, 3 	99 94 97 99 97 99 15 507 08 91 08 19 05 06 53
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRWDT 100, 10 Code Examples 10 Indirect Addressing 10 Loading the SSPBUF register 100	1, 303, 3 35, 2 36, 2 36, 2 36, 2 36, 2 36, 2 33, 3 133, 3 133, 3 133, 3 133, 3 12 22	99 94 97 99 97 99 15 52 07 89 10 10 08 19 05 06 53 36
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRWDT 100, 10 Code Examples 10, 10, 10 Indirect Addressing 10, 10, 10 Loading the SSPBUF register Saving Status and WREG in RAM	1, 303, 3 35, 2 36, 2 36, 2 36, 2 34, 2 36, 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36,	99 04 97 99 97 99 15 207 08 91 05 06 53 36 40
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRWDT 100, 10 Code Examples 10 Indirect Addressing 10 Loading the SSPBUF register 100	1, 303, 3 35, 2 36, 2 36, 2 36, 2 34, 2 36, 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36, 2 36,	99 04 97 99 97 99 15 207 08 91 05 06 53 36 40
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA4IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRF 100, 10 10 Clock Examples 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,	1, 303, 3 35, 2 34, 2 36, 2 34, 3 34, 2 34, 2 34, 2 34, 2 34, 2 34, 2 34, 2 34, 3 34, 2 34, 2, 34, 2 34, 2 3	99 04 97 99 97 97
Mode	1, 303, 3 35, 2 34, 2, 34, 2 34, 2 3	99 04 99 99 99 99 99 99 99 99 99 97 97
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKF 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Code Examples 10, 10 Indirect Addressing	1, 303, 3 35, 2 34, 2, 34, 2 34, 2 3	99 04 99 99 99 99 99 99 99 99 99 97 97
Mode 0verflow 100, 10 Capture3 Interrupt Enable, CA3IE 0.00000000000000000000000000000000000	1, 303, 3 35, 2 34, 2, 34, 2 34, 2 3	99 04 99 99 99 99 99 99 99 99 99 97 97
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKF 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Code Examples 10, 10 Indirect Addressing	1, 303, 3 35, 2 34, 2, 34, 2 34, 2 3	99 04 99 99 99 99 99 99 99 99 99 97 97
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 20 Capture4 Interrupt Flag bit, CA3IF 20 Capture4 Interrupt Enable, CA4IE 20 Capture4 Interrupt Flag bit, CA3IF 20 Capture4 Interrupt Flag bit, CA4IF 20 Carry (C) 20 Ceramic Resonators 20 Circular Buffer 20 CKE 20 CKP 20 Clock Polarity Select bit, CKP 20 Clock/Instruction Cycle (Figure) 20 Clocking Scheme/Instruction Cycle 20 CLRWDT 20 20 Code Examples 10 10 Indirect Addressing 10 10 Loading the SSPBUF register 20 20 Saving Status and WREG in RAM 10 10 Table Read 10 10 Table Write 20 20 Code Protection 20 20 Configuration 20 20	1, 303, 3 35, 2 34, 2 36, 2 34, 3 34, 2 34, 2, 34, 2 34, 2 3	99 04 98 97 99 97 99 97 97 97 97 97 97 97 97 97
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture3 Interrupt Flag bit, CA3IF 100, 10 Capture4 Interrupt Flag bit, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKP 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 CLRWDT 100 10 Code Examples 10 10 Indirect Addressing 10 10 Loading the SSPBUF register Saving Status and WREG in RAM 10 Table Read 10 10 10 Code Protection 10 10 10 Configuration 10 10 10	1, 303, 3 35, 2 34, 2 36, 2 34, 3 34, 2 34, 2, 34, 2 34, 2 3	99 94 97 99 97 99 97 99 97 97 97 97 97 97 97
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Enable, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKF 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 Clock Protect Addressing 10, 10 Loading the SSPBUF register Saving Status and WREG in RAM Table Read 10 Table Write 100 Code Protection 100 Configuration 10 Bits	1, 303, 3 35, 2 34, 2, 34, 2 34, 2 3	994 987 997 997 997 997 997 997 997 997 997
Mode Overflow 100, 10 Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carrunce Carrunc Resonators Circular Buffer CKE CKP Clearing the Prescaler. Clock/Instruction Cycle (Figure) Clock/Instruction Cycle (Figure) Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRF CLRF Clearing the SSPBUF register Loading the SSPBUF register Saving Status and WREG in RAM. Table Read Table Write. Code Protection COMF. Configuration Bits Locations. Oscillator	1, 303, 3 35, 2 34, 2 34, 2 36, 2 34, 2, 34, 2 34, 2 3	994 987 997 997 997 997 997 997 997 997 997
Mode 100, 10 Capture2 Interrupt 100, 10 Capture3 Interrupt Enable, CA3IE 100, 10 Capture4 Interrupt Enable, CA3IF 100, 10 Carry (C) 100, 10 Ceramic Resonators 100, 10 Circular Buffer 100, 10 CKE 100, 10 CKF 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clock Polarity Select bit, CKP 100, 10 Clock/Instruction Cycle (Figure) 100, 10 Clocking Scheme/Instruction Cycle 100, 10 Clock Protect Addressing 10, 10 Loading the SSPBUF register Saving Status and WREG in RAM Table Read 10 Table Write 100 Code Protection 100 Configuration 10 Bits	1, 303, 3 35, 2 34, 2 34, 2 36, 2 34, 2, 34, 2 34, 2 3	994 987 997 997 997 997 997 997 997 997 997

CPFSEQ	
CPFSGT	207
CPFSLT	
CPUSTA	. 46, 50, 192
Crystal Operation, Overtone Crystals	
Crystal or Ceramic Resonator Operation	16
Crystal Oscillator	15
D	
D/Ā	132, 307
Data Memory	
GPR	41, 44
Indirect Addressing	53
Organization	44
SFR	41
Data Memory Banking	44
Data/Address bit, D/A	
DAW	
DC	9, 49, 292
DDRB	25. 46. 72
DDRC	
DDRD	
DDRE	
DDRF	
DDRG	
DECF	
DECFSNZ	
DECFSZ	
Delay From External Clock Edge	
Development Support	
Development Tools	
Digit Borrow	
Digit Carry (DC)	
Duty Cycle	
E	
Electrical Characteristics	
Electrical Characteristics PIC17C752/756	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing	251
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing	251 248
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics	251 248 237
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Parameter Measurement Information	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics. External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Memory Interface Write Timing Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing	
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics. External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Memory Interface Write Timing Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing	251 248 237 247 263 262 262 rt-up 249 250 ng 250
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer10 Clock Timing Timer10 Clock Timing Timer1, Timer2 and Timer3 Clock Timi Timing Parameter Symbology USART Module Synchronous Receive	251 248 237 263 262 262 246 rt-up 249 250 ng 250 245
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer10 Clock Timing Timer10 Clock Timing Timer1, Timer2 and Timer3 Clock Timi Timing Parameter Symbology USART Module Synchronous Receive	251 248 237 263 262 262 246 rt-up 249 250 ng 250 245
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology	251 248 237 247 263 262 262 246 rt-up 249 250 ng 250 245 245 258
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing	251 248 237 247 263 262 246 rt-up 249 250 ng 250 245 258 ssion
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing	251 248 237 247 263 262 246 rt-up 250 ing 250 245 255 245 258 ssion 258
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timi Timing Parameter Symbology USART Module Synchronous Receive Timing. USART Module Synchronous Transmi Timing. EPROM Memory Access Time Order Suffix	251 248 237 247 262 262 246 rt-up 250 ng 250 250 ng 250 258 ssion 258 ssion 258
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing	251 248 237 247 263 262 262 246 rt-up 249 250 ng 250 245 258 ssion 258 ssion 258
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing. EPROM Memory Access Time Order Suffix Extended Microcontroller.	251 248 237 247 263 262 246 rt-up 249 250 ng 250 245 245 258 ssion 258 ssion 258 41 41
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings	251 248 237 247 263 262 246 rt-up 250 mg 250 245 258 ssion 258 ssion 258 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing. EPROM Memory Access Time Order Suffix Extended Microcontroller.	251 248 237 247 263 262 246 rt-up 250 249 250 245 258 ssion 258 ssion 258 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings	251 248 237 247 263 262 246 rt-up 250 249 250 245 258 ssion 258 ssion 258 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings	251 248 237 247 263 262 246 rt-up 250 ng 250 245 258 ssion 258 ssion 258 43 41 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer10 Clock Timing Timer10 Clock Timing Timer10 Clock Timing Timer10 Clock Timing Timer10 Synchronous Receive Timing USART Module Synchronous Transmi Timing EPROM Memory Access Time Order Suffix Extended Microcontroller Extennal Memory Interface External Program Memory Waveforms F Family of Devices PIC17C75X	251 248 237 247 263 262 246 rt-up 249 250 ng 250 245 258 ssion 258 ssion 258 ssion 258 43 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer0 Clock Timing Timer0 Clock Timing USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing EPROM Memory Access Time Order Suffix Extended Microcontroller Extended Microcontroller External Program Memory Waveforms F Family of Devices PIC17C75X FERR	251 248 237 247 263 262 246 rt-up 249 250 ng 250 245 258 ssion 258 ssion 258 ssion 258 43 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Write Timing Memory Interface Write Timing Memory Interface Write Timing Memory Interface Write Timing Timer and Power-up Timer Timing Timer O Clock Timing Timer0 Clock Timing Timer0 Clock Timing Timer1, Timer2 and Timer3 Clock Timin Timing Parameter Symbology USART Module Synchronous Receive Timing USART Module Synchronous Transmi Timing EPROM Memory Access Time Order Suffix Extended Microcontroller Mode External Memory Interface External Program Memory Waveforms F Family of Devices PIC17C75X FERR Flowcharts	251 248 237 247 263 262 246 rt-up 250 250 245 258 258 258 258 258 258 258 243 43 43 43 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Read Timing Memory Interface Write Timing Memory Interface Write Timing Memory Interface Write Timing	251 248 237 247 263 262 246 rt-up 250 245 250 245 258 258 258 245 258 258 243 43 43 43 43 43 43 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Parameter Measurement Information Reset, Watchdog Timer, Oscillator Sta Timer and Power-up Timer Timing Timer1 Clock Timing Timer0 Clock Timing Timer1 Clock Timing Timer1 Clock Timing Timer1 Clock Timing Timer1 Nimer2 and Timer3 Clock Timi Timing Parameter Symbology USART Module Synchronous Receive Timing EPROM Memory Access Time Order Suffix Extended Microcontroller Mode External Program Memory Waveforms F Family of Devices PIC17C75X FERR Flowcharts Acknowledge Master Receiver	251 248 237 263 262 262 246 rt-up 250 ng 250 245 258 ssion 258 ssion 258 33 43 43 43 43 43 43 43 43 43 43 43 43
Electrical Characteristics PIC17C752/756 Absolute Maximum Ratings Capture Timing CLKOUT and I/O Timing DC Characteristics External Clock Timing Memory Interface Read Timing Memory Interface Read Timing Memory Interface Write Timing Memory Interface Write Timing Memory Interface Write Timing	251 248 237 263 262 262 246 rt-up 250 ng 250 245 258 ssion 258 ssion 258 33 43 43 43 43 43 43 43 43 43 43 43 43

Restart Condition 155
Start Condition 153
Stop Condition
FOSC0
FOSC1
F30
FS2
FS3
FSR0
FSR1
Fuzzy Logic Dev. System (fuzzyTECH®-MP)
G
GCE
General Call Address Sequence147
General Call Address Support 147
General Call Enable bit, GCE 134, 309
General Format for Instructions 196
General Purpose RAM
General Purpose RAM Bank
General Purpose Register (GPR)
GLINTD
Global Interrupt Disable bit, GLINTD
GOTO
GPR (General Purpose Register)
Graphs IOH vs. VOH, VDD = 3V
IOH VS. VOH, VDD = 5V
IOL vs. VOL, VDD = 3V
IOL vs. VOL, VDD = 5V
Maximum IDD vs. Frequency (External Clock
125°C to -40°C)
Maximum IPD vs. VDD Watchdog Disabled
Maximum IPD vs. VDD Watchdog Enabled
RC Oscillator Frequency vs. VDD (Cext = 100 pF) 266
RC Oscillator Frequency vs. VDD (Cext = 22 pF) 266
RC Oscillator Frequency vs. VDD (Cext = 300 pF) 267
Transconductance of LF Oscillator vs.VDD268
Transconductance of XT Oscillator vs. VDD268
Typical IDD vs. Frequency (External Clock 25°C) 269
Typical IPD vs. VDD Watchdog Disabled 25°C
Typical IPD vs. VDD Watchdog Enabled 25°C
Typical RC Oscillator vs. Temperature
vs. VDD
VTH (Input Threshold Voltage) of I/O Pins
vs. VDD
VTH (Input Threshold Voltage) of OSC1 Input
(In XT, HS, and LP Modes) vs. VDD
WDT Timer Time-Out Period vs. VDD
Н
Hardware Multiplier
1
I/O Ports
Bi-directional91
I/O Ports69
Programming Considerations
Read-Modify-Write Instructions
Successive Operations
1 ² C
Addressing I ² C Devices
Arbitration
I ² C Overview
Initiating and Terminating Data Transfer
Master-Receiver Sequence
E01

Master-Transmitter Sequence
Multi-master 288
START
STOP
Transfer Acknowledge
I ² C Master Mode Receiver Flowchart
I ² C Master Mode Reception
I ² C Mode Selection
I ² C Module
Acknowledge Flowchart
Acknowledge Sequence timing 163
Addressing 143
Baud Rate Generator 151
Block Diagram 149
BRG Block Diagram
BRG Reset due to SDA Collision
BRG Timing151 Bus Arbitration168
Bus Collision
Acknowledge
Restart Condition
Restart Condition Timing (Case1)
Restart Condition Timing (Case2)
Start Condition 169
Start Condition Timing 169, 170
Stop Condition 172
Stop Condition Timing (Case1) 172
Stop Condition Timing (Case2) 172
Transmit Timing
Bus Collision timing
Clock Arbitration
Conditions to not give ACK Pulse
General Call Address Support
Master Mode
Master Mode 7-bit Reception timing 162
Master Mode Operation 150
Master Mode Start Condition 152
Master Mode Transmission 157
Master Mode Transmit Sequence 150
Master Transmit Flowchart
Multi-Master Communication
Multi-master Mode
Repeat Start Condition timing
Restart Condition Flowchart
Slave Mode
Slave Reception
Slave Transmission 144
SSPBUF 142
Start Condition Flowchart 153
Stop Condition Flowchart 166
Stop Condition Receive or Transmit timing
Stop Condition timing
Waveforms for 7-bit Reception
I ² C Module Address Register, SSPADD
I ² C Slave Mode
INCF
INCFSNZ
INCFSZ
In-Circuit Serial Programming 194
INDF0 46, 53
INDF1
Indirect Addressing
Indirect Addressing Indirect Addressing

Registers5	
Initialization Conditions for Special Function Registers 2	
Initializing PORTB	
Initializing PORTC	6
Initializing PORTD	
Initializing PORTE	
INSTA	
Instruction Flow/Pipelining	
Instruction Set	
ADDLW	
ADDWFC	
ANDLW	
ANDWF	
BCF	
BSF	3
BTFSC	3
BTFSS	4
BTG204	4
CALL	5
CLRF20	
CLRWDT	
COMF	
CPFSEQ	
CPFSGT	
CPFSLT	
DAW	
DECF	
DECFSNZ	
GOTO	
INCF	
INCFSNZ	
INCFSZ	
IORLW	
IORWF	3
LCALL	3
MOVFP	4
MOVLB	
MOVLR	
MOVLW	
MOVPF	
MOVWF	
MULLW	
MULWF	
NOP	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	
RRCF	1
RRNCF	2
SETF	2
SLEEP	3
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
TABLRD	
TABLWT	
TLRD	
TSTFSZ	
XORLW	
XORWF	

Instruction Set Summary 195
Instructions
TABLRD
INT Pin
INTE
INTEDG
Inter-Integrated Circuit (I ² C)
Internal Sampling Switch (Rss) Impedence
Interrupt on Change Feature
Interrupt Status Register (INTSTA)
Interrupts
A/D Interrupt
Bus Collision Interrupt
Capture1 Interrupt
Capture2 Interrupt
Capture3 Interrupt
Capture4 Interrupt
Context Saving
Flag bits
TMR1IE 31
TMR1IF
TMR2IE 31
TMR2IF
TMR3IE
TMR3IF
Global Interrupt Disable
Interrupts
Logic
Operation
Peripheral Interrupt Reguest
Piez Register
PIR1 Register
PIR2 Register
PORTB Interrupt on Change
PWM
RA0/INT
Status Register
Synchronous Serial Port Interrupt
TOCKI Interrupt
Timing
TMR1 Overflow Interrupt 35, 298
TMR2 Overflow Interrupt 35, 298
TMR3 Overflow Interrupt 35, 298
USART1 Receive Interrupt 35, 298
USART1 Transmit Interrupt
USART2 Receive Interrupt
Vectors
Peripheral Interrupt
RA0/INT Interrupt
TOCKI Interrupt
Vectors/Priorities
Wake-up from SLEEP 192
INTF
INTSTA
INTSTA Register
IORLW
IORWF
L
LCALL
Μ
Maps
Register File Map 45, 291
Memory
External Interface 43

External Memory Waveforms	43
Memory Map (Different Modes)	42
Mode Memory Access	
Organization	
Program Memory	
Program Memory Map	
Microcontroller	
Microprocessor	
Minimizing Current Consumption	
MOVFP	44, 214
Moving Data Between Data and Program Memori	es 44
MOVLB	44. 214
MOVLR	
MOVEW	
MOVPF	
MOVWF	
MPLAB-C	
MPSIM Software Simulator	
MULLW	
Multi-Master Communication	
Multi-Master Mode	
Multiply Examples	
16 x 16 Routine	60
16 x 16 Signed Routine	
8 x 8 Routine	
8 x 8 Signed Routine	65
MULWF	
Ν	
NEGW	218
NOP	
0	
Opcode Field Descriptions	
Opcodes	55
Oscillator	
Configuration	15. 190
Configuration	
Crystal	15
Crystal External Clock	
Crystal External Clock External Crystal Circuit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure)	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST)	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies. Oscillator Start-up Time (Figure) OST OV	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Osscillator Start-up Time (OST) OST OV Overflow (OV)	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Osscillator Start-up Time (OST) OST OV Overflow (OV)	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P P	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OVerflow (OV) P P Packaging Information	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P P Packaging Information PC (Program Counter)	
Crystal External Clock External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit RCFrequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV Overflow (OV) P P. Packaging Information PC (Program Counter) PCFG0 bit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Parallel Resonant Crystal Circuit RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV Overflow (OV) P P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV Overflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OVerflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG2 bit PCFG2 bit PCH	15 17 17 17 17 18 267 22 22 22 9, 49, 292 9 132, 307 55 178, 306 178, 306 55
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCH	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OVerflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG2 bit PCFG2 bit PCH	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCH	
Crystal External Clock External Clock External Parallel Resonant Crystal Circuit External Parallel Resonant Crystal Circuit RC Frequencies. Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV Overflow (OV) P P. Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCFG2 bit PCLATH PD	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OVerflow (OV) P P P Packaging Information PCFG0 bit PCFG1 bit PCFG2 bit PCH PCL PCLATH PD PEIE	
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OVerflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCH PCL PCL PCLATH PD PEIE PEIF	15 17 17 17 17 17 18 267 22 22 22 9, 49, 292 9 132, 307
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCH PCL PCL PEIE PEIE PEIF Peripheral Bank	15 17 17 17 17 17 17 18 267 22 22 22 22 .9, 49, 292 9 132, 307 277 55 178, 306 178, 306 155 155 155 156 157 157 157 157 156 157
Crystal External Clock External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC Frequencies. Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) Oscillator Start-up Time (OST) OST OV Overflow (OV) P P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCFG2 bit PCH PCLATH PD. PEIE PEIE PEIF Peripheral Bank	
Crystal External Clock External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) Oscillator Start-up Time (OST) Oscillator Start-up Time (OST) Oscillator Start-up Time (OST) Oscillator Start-up Time (OST) Ov Overflow (OV) P P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCFG2 bit PCFG2 bit PCLATH PD PELE PEIE PEIF Peripheral Bank Peripheral Bank Peripheral Interrupt Enable	15 17 17 17 17 17 17 18 267 22 22
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OV OVerflow (OV) P P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCL PCLATH PD PEIE PEIE PEIF Peripheral Banks Peripheral Interrupt Enable Peripheral Interrupt Request (PIR1)	$\begin{array}{c} 15\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17\\ 18\\ 267\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 2$
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Timer (OST) OST OV Overflow (OV) P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCFG2 bit PCL PCLATH PEIE PEIE PEIF Peripheral Bank Peripheral Interrupt Enable Peripheral Interrupt Request (PIR1) Peripheral Register Banks.	15 17 17 17 17 17 17 17 18 267 22 22 22
Crystal External Clock External Crystal Circuit External Parallel Resonant Crystal Circuit External Series Resonant Crystal Circuit RC RC Frequencies Oscillator Start-up Time (Figure) Oscillator Start-up Time (OST) OST OV OV OVerflow (OV) P P P Packaging Information PC (Program Counter) PCFG0 bit PCFG1 bit PCFG2 bit PCL PCLATH PD PEIE PEIE PEIF Peripheral Banks Peripheral Interrupt Enable Peripheral Interrupt Request (PIR1)	15 17 17 17 17 17 17 17 18 267 22 22 22

PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICDEM-3 Low-Cost PIC16C9XXX Demo Board	
PICMASTER In-Circuit Emulator	
PICSTART Low-Cost Development System	
PIE	
PIE1	,
PIR	
PIR1	
PIR2	
PM0	
PM1	
POP	37, 52
POR	22
PORTA	5, 46, 70
PORTB	
PORTB Interrupt on Change	
PORTC	
PORTD	
PORTE	
PORTF	
PORTG	
Power-down Mode Power-on Reset (POR)	
Power-up Timer (PWRT)	
PR1	
PR2	
PR3/CA1H	
PR3/CA1L	
PR3H/CA1H	
PR3L/CA1L	
Prescaler Assignments	97
PRO MATE Universal Programmer	
PRODH	28, 48
PRODL	20 10
	20, 40
Program Counter (PC)	
Program Memory	55
Program Memory External Access Waveforms	55 43
Program Memory External Access Waveforms External Connection Diagram	55 43 43
Program Memory External Access Waveforms External Connection Diagram Map	55 43 43
Program Memory External Access Waveforms External Connection Diagram Map Modes	55 43 43 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller	55 43 43 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller	55 43 43 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Microprocessor	55 43 43 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Microprocessor Protected Microcontroller	55 43 43 41 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation	55 43 43 41 41 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Protected Microcontroller Operation Organization	55 43 43 41 41 41 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Protected Microcontroller Operation Organization Protected Microcontroller	55 43 41 41 41 41 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0	55 43 41 41 41 41 41 41 41 41 41 41 41 41 41 41 41 41 41 41
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Protected Microcontroller Operation Organization Protected Microcontroller	55 43 41 41 41 41 41 41 41 41 41 41 41 41
Program Memory External Access Waveforms	
Program Memory External Access Waveforms External Connection Diagram	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3	
Program Memory External Access Waveforms	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microporcessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS2 PS2 PS2 PS2 PS3 PUSH PW1DCH	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PS3 PS3 PS3 PS4 PS4 PS4 PS4 PS4 PS4 PS4 PS4 PS5 PS5 PS5 PS4 PS4 PS4 PS4 PS5 PS5 PS5 PS5 PS4 PS4 PS4 PS4 PS4 PS4 PS4 PS5 PS5 PS5 PS5 PVDCL PW2DCL	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Opganization Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PW1DCL PW1DCL PW2DCH PW2DCL PW3DCL	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller Operation PS0 PS1 PS2 PS2 PS2 PS3 PUSH PW1DCL PW1DCL PW2DCL PW3DCL	
Program Memory External Access Waveforms	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3. PUSH PS2 PS3. PUSH PW1DCL PW1DCL PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PW4	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PS1 PS2 PS3 PUSH. PW1DCL PW1DCL PW1DCL PW1DCL PW2DCL PW2DCL PW3DCH PW3DCL PW3DCL PWM Duty Cycle External Clock Source	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microcontroller Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PUSH PS2 PS3 PUSH PW1DCL PW1DCL PW1DCL PW1DCL PW2DCH PW2DCL PW3D	
Program Memory External Access Waveforms	
Program Memory External Access Waveforms External Connection Diagram Map Modes Extended Microcontroller Microprocessor Protected Microcontroller Operation Organization Protected Microcontroller PS0 PS1 PS2 PS3 PS3 PS3 PS4 PS2 PS3 PW1DCH PW1DCH PW1DCL PW2DCL PW2DCL PW2DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PW3DCL PWM Duty Cycle External Clock Source Frequency vs. Resolution Interrupts Max Resolution/Frequency for External Clock	
Program Memory External Access Waveforms	

Periods	
PWM1 100,	101, 303, 304
PWM10N	100, 105
PWM2 100,	101. 303. 304
PWM2ON	
PWM3ON	
PWRT	
R	
R/W	
R/W bit	,
R/W bit	143
RA1/T0CKI pin	95
RBIE	
RBIF	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RC1IE	
RC1IF	
RC2IE	- , -
RC2IF	
RCE,Receive Enable bit, RCE	134, 309
RCREG 123,	124, 128, 129
RCREG1	
RCREG2	
RCSTA	
RCSTA1	
RCSTA2	
Read/Write bit, R/\overline{W}	
Reading 16-bit Value	
Receive Overflow Indicator bit, SSPOV	
Receive Status and Control Register	
Register File Map	
Registers	
Registers ADCON0	
Registers ADCON0 ADCON1	
Registers ADCON0 ADCON1 ADCON1 ADRESH	47 47
Registers ADCON0 ADCON1 ADRESH ADRESL	
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA	47 47 47 37, 46, 49
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG	
Registers ADCON0	
Registers ADCON0 ADCON1 ADRESH ADRESH ADRESL ALUSTA BRG BSR CA2H	
Registers ADCON0 ADCON1 ADCSH ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA2L	
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H	
Registers ADCON0 ADCON1 ADCSH ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA2L	
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H	
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA3H CA3L	
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ADRESL ALUSTA BRG BSR CA2H CA2H CA3H CA3L CA4H CA4H	
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4L CA4L CPUSTA	47 47 47 37, 46, 49 118 37, 46 47 47 47 48 48 48 48 48 48 48 48 48 50
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2H CA3L CA3L CA4H CA4L CA4H CA4L CPUSTA DDRB	
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA3L CA4H CA4L CPUSTA DDRB DDRC	47 47 47 47 47 47 37, 46, 49 118 37, 46 47 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48
Registers ADCON0 ADCON1 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2H CA3H CA3L CA3L CA4H CA4L CPUSTA DDRB DDRC DDRD	47 47 47 37, 46, 49 118 37, 46 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4H CA4L CPUSTA DDRB DDRC DDRE	47 47 47 37, 46, 49 118 37, 46 47 47 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4L CPUSTA DDRB DDRC DDRF DDRF	47 47 47 37, 46, 49 18 37, 46 47 47 47 47 47 48 48 48 48 48 48 48 48 48 48 48 48 48
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2H CA3L CA3L CA4H CA4L CA4H CA4L DDRB DDRC DDRF DDRG	47 47 47 47 47 47 47 37, 46 47 47 48 46 46 46 46 46 47 47 47 48 48 48 48 48 48 46 46 46 47 47 47 47 48 48 48 48 48 48 46 46 46 47
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA3H CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR0	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 60 \\ & 46 \\ & 46 \\ & 46 \\ & 47 \\ & 47 \\ & 46, 53 \end{array}$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG CA2H CA2H CA2L CA3H CA4H CA4L CPUSTA DDRC DDRF DDRF DDRG FSR1	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ $
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR1 INDF0	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 50 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 53 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG CA2H CA2H CA2L CA3H CA4H CA4L CPUSTA DDRC DDRF DDRF DDRG FSR1	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 50 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 53 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR1 INDF0	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46, 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 47 \\ & 46, 53 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ $
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4L CPUSTA DDRB DDRC DDRF DDRF DDRG FSR0 FSR1 INDF0 INDF1	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46, 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 53 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46, 54 \\ & 46,$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4H CA4L CPUSTA DDRC DDRF DDRG FSR0 FSR1 INDF0 INDF1	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 32 \\ & 32 \\ \end{array}$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2L CA3H CA3L CA3H CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR1 INDF1 INSTA	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 46 \\ & 53 \\ & 51 $
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4L CPUSTA DDRB DDRC DDRF DDRG FSR1 INDF0 INDF1 INSTA PCL PCLATH	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46 $
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4L CPUSTA DDRB DDRC DDRF DDRG FSR1 INDF0 INDF1 INSTA PCL PCLATH	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46, 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 33 \\ & 46 \\ & 31 \\ & 4$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR. CA2H CA2L CA3L CA3L CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR1 INDF1 INSTA INTSTA PCLATH PIE1 PIE2	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 33 \\ & 46 \\ & 34 \\ & 34 \\ & 47 \\ & & 34 \\ & & 34 \\ & & & 34 \\ & & & & \\ & & & & & & \\ & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & $
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR CA2H CA2L CA3H CA3L CA4H CA4L CPUSTA DDRB DDRC DDRF DDRF DDRF DDRG FSR1 INDF0 INDF1 INSTA INTSTA PCL PIE1 PIE1	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 32 \\ & 46 \\ & 32 \\ & 46 \\ & 33 \\ & 46 \\ & 34 \\ & 47 \\ & 35 \\ & 54 \\ & 6 \\ & 35 \\ & 46 \\ & 36 \\ & 36 \\ & 46 \\ & 36 \\$
Registers ADCON0 ADCON1 ADRESH ADRESL ALUSTA BRG BSR. CA2H CA2L CA3L CA3L CA4H CA4L CPUSTA DDRB DDRC DDRF DDRG FSR0 FSR1 INDF1 INSTA INTSTA PCLATH PIE1 PIE2	$\begin{array}{c} & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 47 \\ & 37, 46 \\ & 49 \\ & 118 \\ & 37, 46 \\ & 47 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 48 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 53 \\ & 46 \\ & 36 \\ & 47 \\ & 36 \\ & 47 \\ & 36 \\ & 47 \\ & 36 \\ & 47 \\ & 36 \\ & 47 \\ & 36 \\ & 46 \\ & 36 \\ & 47 \\ & 36 \\ & 46 \\ & 46 \\ & 36 \\ & 46 \\ & 36 \\ & 46 \\ & 36 \\ & 46 \\ & 36 \\ & 46 \\ & 46 \\ & 36 \\ & 46 \\ & 36 \\ & 46 \\ $

PORTC
PORTD
PORTE
PORTF
PORTG
PR1
PRZ
PR3D/CATH
PRODH
PRODL 48
PW1DCH
PW1DCL
PW2/DCL
PW2DCH 47
PW3DCH 48
PW3DCL
RCREG1 46
RCREG2
RCSTA1
RCSTA2
SPBRG1
SPBRG2
Special Function Table
SSPBUF
SSPCON1
SSPCON2 4
SSPSTAT
T0STA 46, 51, 95
TBLPTRH
TBLPTRL
TCON1 47, 99
TCON2 47, 100
TCON3 48, 10 ⁻
TMR0H 46
TMR1
TMR2
TMR3H
TMR3L
TXREG1
TXXEG2
TXSTA2
TXSTA2
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 46 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 23
TXSTA2
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 22 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 215
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out sequence 22 Restart Condition Enabled bit, RSE 134, 303 RETFIE 215 RETLW 215
TXSTA2 41 WREG 37, 44 Regsters 37, 44 Reset 40 Reset 22 Status Bits and Their Significance 23 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 306 RETFIE 210 RETLW 211 RETURN 220
TXSTA2 41 WREG 37, 44 Regsters 37, 44 Reset 2 Section 22 Time-Out in Various Situations 23 Time-Out Sequence 22 Restrict 134, 303 RETFIE 213 RETLW 211 RETURN 220 RLOF 220
TXSTA2 41 WREG 37, 40 Regsters 37, 40 TMR0L 40 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 210 RETURN 220 RLCF 220 RLNCF 220
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 22 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 210 RETURN 220 RLCF 220 RLCF 220 RRCF 222
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 211 RETURN 222 RLCF 220 RLNCF 222 RRNCF 222 RRNCF 224
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 22 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 210 RETURN 220 RLCF 220 RLCF 220 RRCF 222
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restat Condition Enabled bit, RSE 134, 300 RETFIE 210 RETURN 220 RLCF 220 RRCF 222 RRCF 222 RRCF 222 RNCF 222 RSE 134, 300 RX Pin Sampling Scheme 123
TXSTA2 41 WREG 37, 40 Regsters 37, 40 TMR0L 40 Reset 22 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 211 RETURN 222 RELOF 220 RLNCF 222 RRNCF 222 RRNCF 222 RSE 134, 300 RX Pin Sampling Scheme 123
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restat Condition Enabled bit, RSE 134, 300 RETFIE 210 RETURN 220 RLCF 220 RRCF 222 RRCF 222 RRCF 222 RNCF 222 RSE 134, 300 RX Pin Sampling Scheme 123
TXSTA2 41 WREG 37, 44 Regsters 37, 44 TMR0L 44 Reset 2 Status Bits and Their Significance 22 Time-Out in Various Situations 22 Time-Out Sequence 22 Restart Condition Enabled bit, RSE 134, 300 RETFIE 213 RETURN 220 RLCF 220 RRCF 222 RRCF 222 RRCF 222 RSE 134, 300 RX Pin Sampling Scheme 122 S 132, 300

Saving STATUS and WREG in RAM
301
SCL
SDA142
SDI
SDO 135
Serial Clock. SCK
Serial Clock, SCL142
Serial Data Address, SDA142
Serial Data In, SDI
Serial Data Out, SDO
SETF
SFR
SFR (Special Function Registers)
SFR As Source/Destination
Signed Math9
Slave Select Synchronization
Slave Select, SS 135
SLEEP
SMP
Software Simulator (MPSIM)233
SPBRG
SPBRG1
SPBRG2
SPE
Special Features of the CPU 189
Special Function Registers 41, 46, 196
Summary
Special Function Registers, File Map 45, 291
SPI
Master Mode 137
Serial Clock135
Serial Data In 135
Serial Data Out 135
Serial Peripheral Interface (SPI)
Slave Select
SPI clock
SPI Mode 135
SPI Mode
SPI Mode 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136
SPI Mode
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module Master/Slave Connection 136
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Master/Slave Connection 136 Slave Mode 138
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Slave Mode 138 Slave Select Synchronization 138
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Master/Slave Connection 136 Slave Mode 138
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 Slave Synch Timnig 138
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 Slave Synch Timnig 138 SS 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Slave Mode 138 Slave Select Synchronization 138 Slave Synch Timing 138 SS 135 SSP 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 136 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 Slave Synch Timnig 138 SS 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SI 135 SS 135 SP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 135 SPI Mode 135
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPADD 142, 143 SSPBUF 137, 142
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 135 SPI Mode 135 SSPADD 142, 143 SSPEUF 137, 142 SSPCON1 133
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPADD 142, 143 SSPEON1 133 SSPCON1 133
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPADD 142, 143 SSPEON1 133 SSPCON1 133
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPEQUE 131 Block Diagram (SPI Mode) 135 SPEUF 137, 142 SSPCON1 133 SSPCON2 134 SSPSR 137, 142
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 135 SSP 131 Block Diagram (SPI Mode) 135 SPADD 142, 143 SSPBUF 137, 142 SSPCON1 133 SSPCN1 134 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPECN1 133 SSPCON2 134 SSPSR 137, 142 SSPSTAT 132, 142
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPECN1 133 SSPCON2 134 SSPSR 137, 142 SSPSTAT 132, 142
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPCON1 133 SSPCON2 134 SSPSR 137, 142 SSPSTAT 132, 142 SSP I ² C Operation 141
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 133 SSPCON1 133 SSPCON2 134 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSP I ² C Operation 141 SSP Module 141
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPCON1 133 SSPCON2 134 SSPSR 137, 142 SSPSTAT 132, 142 SSP I ² C Operation 141
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Module 138 Slave Select Synchronization 138 SIave Synch Timnig 138 SSP 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SPEON1 131 SSPSCN1 133 SSPSR 137, 142 SSPSR 132, 142 SSP I/2C Operation 141 SSP I/2C Operation 141 SSP Module SPI Mode 137
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 131 Block Diagram (SPI Mode) 135 SSPADD 142, 143 SSPEQUE 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSTAT 132, 142 SSP I ² C Operation 141 SSP Module 137 SPI Master /Slave Connection 136
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 135 SSP 131 Block Diagram (SPI Mode) 135 SPADD 142, 143 SSPECON1 137, 142 SSPCON1 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSTAT 132, 142 SSP I ² C Operation 141 SSP Module 137 SPI Master Mode 137 SPI Aster Mode 137 SSP I ² C 141 SSP Module 137 SPI Master Mode 137
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 131 Block Diagram (SPI Mode) 135 SSPADD 142, 143 SSPEQUE 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSR 137, 142 SSPSTAT 132, 142 SSP I ² C Operation 141 SSP Module 137 SPI Master /Slave Connection 136
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SPECON1 137, 142 SSPSCN2 134 SSPSR 137, 142 SSP I ² C Operation 141 SSP Module 137 SPI Master Mode 137 SPI Master Mode 138 SPI Master Mode 136 SPI Slave Mode 136 SPI Slave Mode 137 SPI Slave Mode 138 SSPCON1 Register 141
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPRON1 133 SSPCON2 134 SSPSR 137, 142 SSP J ² C Operation 141 SSP Module 137 SPI Master /Slave Connection 136 SPI Master Mode 137 SPI Master Mode 137 SPI Master /Slave Connection 136 SPI Master /Slave Connection 136 SPI Slave Mode 136 SPI Master /Slave Connection 136 SPI Slave Mode 136 <
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SPECON1 137, 142 SSPSCN2 134 SSPSR 137, 142 SSP I ² C Operation 141 SSP Module 137 SPI Master Mode 137 SPI Master Mode 138 SPI Master Mode 136 SPI Slave Mode 136 SPI Slave Mode 137 SPI Slave Mode 138 SSPCON1 Register 141
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SSP 133 Block Diagram (SPI Mode) 135 SSP Mode 135 SSPADD 142, 143 SSPEQUEF 137, 142 SSPCON1 133 SSPSR 137, 142 SSP I/2C Operation 141 SSP Module 137 SP I Master Mode 137 SPI Master Mode 138 SPI Master Mode 138
SPI Mode 135 SPI Clock Edge Select, CKE 132, 307 SPI Data Input Sample Phase Select, SMP 132, 307 SPI Master/Slave Connection 136 SPI Module 138 Master/Slave Connection 136 Slave Mode 138 Slave Select Synchronization 138 SS 135 SSP 131 Block Diagram (SPI Mode) 135 SPI Mode 135 SPI Mode 133 SSPADD 142, 143 SSPRON1 133 SSPCON2 134 SSPSR 137, 142 SSP J ² C Operation 141 SSP Module 137 SPI Master /Slave Connection 136 SPI Master Mode 137 SPI Master Mode 137 SPI Master /Slave Connection 136 SPI Master /Slave Connection 136 SPI Slave Mode 136 SPI Master /Slave Connection 136 SPI Slave Mode 136 <

SSPCON2	
SSPEN	400 000
SSPIE	
SSPIF	
SSPM3:SSPM0	133 308
SSPOV 133	, 142, 160, 308
SSPSTAT	
	40, 132, 142
Stack	
Operation	E 2
Pointer	52
Stack	41
Start bit (S)	132 307
Start Condition Enabled bit, SAE	134. 309
STKAV	
Stop bit (P)	132 307
Stop Condition Enable bit	134, 309
SUBLW	223
SUBWF	224
SUBWFB	
SUBWFB	
SWAPF	225
Synchronous Master Mode	125
Synchronous Master Reception	107
Synchronous Master Transmission	125
Synchronous Serial Port	
Synchronous Serial Port Enable bit, SSPEN	133 308
Synchronous Serial Port Interrupt	
Synchronous Serial Port Interrupt Enable, SSI	DIE 3/ 207
Synchronous Serial Fort Interrupt Enable, SSI	12 34, 237
Synchronous Serial Port Mode Select bits,	
SSPM3:SSPM0	122 200
Synchronous Slave Mode	129
5	
Т	
ТОСКІ	37
T0CKI Pin	38
TOCKIE	
T0CKIE	32
	32
TOCKIF	32 32
	32 32
TOCKIF	
T0CKIF	
TOCKIF	
T0CKIF	
T0CKIF	
T0CKIF	
TOCKIF	
TOCKIF	
TOCKIF	
T0CKIF	
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example	
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Read Table Read Table Read Table Read Table Write	
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Read Example Table Reads Section TLRD Table Write Code	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing	
TOCKIF TOCS TOIE TOIF TOSTA TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD	
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT Tab TABLATH	
TOCKIF	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLATL	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLATH TBLATH TBLATH	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLATH TBLATH TBLATH	
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLATH TBLPTRH	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 51, 95\\ 32\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLATH TBLATH TBLATH	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 51, 95\\ 32\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Catch Table Latch Table Read Example Table Read Code Timing To External Memory TABLRD TABLATL TBLATH TBLPTRH TBLPTRL TCLK12	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 51, 95\\ 32\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Pointer Table Read Example Table Read Section TLRD Table Read Example Table Read Section TLRD Table Read Section TLRD Table Read Section Timing To External Memory TABLRD TABLRD TABLATL TBLATH TBLATH TBLPTRH TBLPTRH TCLK12 TCLK3	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Catch Table Latch Table Read Example Table Read Code Timing To External Memory TABLRD TABLATL TBLATH TBLPTRH TBLPTRL TCLK12	
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Latch Table Latch Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLRD TABLATL TBLATH TBLATH TBLPTRH TCLK12 TCLK3 TCON1	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\$
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLNT TBLATH TBLATH TBLPTRH TBLPTRL TCLK12 TCON1 TCON2	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\$
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TLRD Table Write Code Timing To External Memory TABLRD TABLNT TBLATH TBLATH TBLPTRH TBLPTRL TCLK12 TCON1 TCON2	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\ 32\\$
TOCKIF TOCS TOIE TOIF TOSE TOSTA T16 Table Latch Table Pointer Table Read Example Table Reads Section TIRD Table Write Code Timing To External Memory TABLRD TABLWT TABLWT TBLATH TBLPTRH TBLPTRH TCLK12 TCON1 TCON2 TCON2	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 51, 95\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Normal Table Pointer Table Read Example Table Read Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLPTRH TBLPTRH TCLK12 TCON2 TCON2,TCON3 TCON3	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Normal Table Pointer Table Read Example Table Read Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLPTRH TBLPTRH TCLK12 TCON2 TCON2,TCON3 TCON3	$\begin{array}{c} 32\\ 32\\ 32\\ 32\\ 32\\ 51, 95\\ 46, 51\\ 99\\ 54\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62\\ 62$
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Datch Table Pointer Table Read Example Table Read Example Table Read Code Timing To External Memory TABLRD TABLATH TBLATH TBLATH TBLPTRH TCLK12 TCLK3 TCON1 TCON2 TCON3 Time-Out Sequence	32 32 32 51, 95 46, 51 99 54 62 62 62 60 60 60 60 60 60 226, 227 183 54 99, 302 99, 302 26, 47 48, 101 23
TOCKIF TOCS TOIE TOIF TOSE TOSTA Table Normal Table Pointer Table Read Example Table Read Code Timing To External Memory TABLRD TABLWT TAD TBLATH TBLPTRH TBLPTRH TCLK12 TCON2 TCON2,TCON3 TCON3	32 32 32 51, 95 46, 51 99 54 62 62 62 60 60 60 60 60 60 226, 227 183 54 99, 302 99, 302 26, 47 48, 101 23

Timer0	. 95
Timer1	
16-bit Mode	103
Clock Source Select	. 99
On bit100, 101, 303,	
Section	102
Timer2	
16-bit Mode	
Clock Source Select	
On bit 100, 101, 303,	
Section	102
Timer3 Clock Source Select	00
On bit	
Section	
Timers	100
TCON3	101
Timing Diagrams	
A/D Conversion	261
Acknowledge Sequence Timing	
Asynchronous Master Transmission	122
Asynchronous Reception	124
Back to Back Asynchronous Master Transmission	122
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Collision	170
Bus Collision	
Start Condition Timing	169
Bus Collision During a Restart Condition	474
(Case 1)	171
Bus Collision During a Restart Condition (Case2)	171
Bus Collision During a Start Condition	171
(SCL = 0)	170
Bus Collision During a Stop Condition	
Bus Collision for Transmit and Acknowledge	
External Parallel Resonant Crystal Oscillator	100
Circuit	. 17
External Program Memory Access	. 43
I ² C Bus Data	
I ² C Bus Start/Stop bits	
I ² C Master Mode First Start bit timing	
I ² C Master Mode Reception timing	
I ² C Master Mode Transmission timing	
Interrupt (INT, TMR0 Pins)	
Master Mode Transmit Clock Arbitration	
Oscillator Start-up Time	
PIC17C752/756 Capture Timing	
PIC17C752/756 CLKOUT and I/O	
PIC17C752/756 External Clock PIC17C752/756 Memory Interface Read	
PIC17C752/756 Memory Interface Write	
PIC17C752/756 PWM Timing	
PIC17C752/756 Reset, Watchdog Timer,	201
Oscillator Start-up Timer and Power-up Timer	249
PIC17C752/756 Timer0 Clock	
PIC17C752/756 Timer1, Timer2 and Timer3	
Clock	250
PIC17C752/756 USART Module Synchronous	
Receive	258
PIC17C752/756 USART Module Synchronous	
Transmission	258
Repeat Start Condition	
Slave Synchronization	
Stop Condition Receive or Transmit	
Synchronous Reception	
Synchronous Transmission	
Table Write	.60

TMR0	
TMR0 Read/Write in Timer Mode	
TMR1, TMR2, and TMR3 in Timer Mode	
Wake-Up from SLEEP	
TLRD	227
TLWT	228
TMR0	
16-bit Read	
16-bit Write	
Module	
Operation	
Overview	
Prescaler Assignments	
Read/Write Considerations	
Read/Write in Timer Mode	
Timing	96, 97
TMR0 Status/Control Register (T0STA)	
TMR0H	
TMR0L	
TMR1	26, 47
8-bit Mode	
External Clock Input	102
Overview	
Timer Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR1 Overflow Interrupt	
TMR1CS	
TMR1IE	
TMR1IF	35, 298
TMR10N	100
TMR2	26, 47
8-bit Mode	102
External Clock Input	102
In Timer Mode	113
Two 8-bit Timer/Counter Mode	102
Using with PWM	105
TMR2 Overflow Interrupt	
TMR2CS	
TMR2IE	33
TMR2IF	
TMR2ON	100
TMR3	
Example, Reading From	
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Register Mode	
Overview	
Reading/Writing	
TMR3 Interrupt Flag bit, TMR3IF	
TMR3CS	
TMR3H	
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
<u>TO</u>	
Transmit Status and Control Register	
TSTFSZ	
Turning on 16-bit Timer	
TX1IE	
TX1IF	
TX2IE	
TX2IF	
TXREG 121, 125,	
TXREG1	

TVD500
TXREG2
TXSTA
TXSTA1
TXSTA2
U
UA
Update Address, UA 132, 307
Upward Compatibility
USART
Asynchronous Master Transmission122
Asynchronous Mode 121
Asynchronous Receive
Asynchronous Transmitter
Baud Rate Generator
Synchronous Master Mode
Synchronous Master Reception
Synchronous Master Transmission
Synchronous Slave Mode
Synchronous Slave Transmit
USART1 Receive Interrupt 35, 298
USART1 Transmit Interrupt
USART2 Receive Interrupt Enable, RC2IE
USART2 Receive Interrupt Flag bit, RC2IF 36, 299
USART2 Receive Interrupt Flag bit, TX2IF
USART2 Transmit Interrupt Enable, TX2IE
V
V VDD
•
VDD
VDD
VDD
VDD
VDD 237, 239 W Wake-up from SLEEP Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Wakeddog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 147
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Wakeddog Timer 191 Waveform for General Call Address Sequence 147 Waveforms External Program Memory Access 43
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCDL Status Flag 152 WDT 191
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Wakeddg Timer 191 Waveform for General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191 Period 191
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191 WDTPS0 189
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 133, 152, 157, 160, 163, 165, 308 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Normal Timer 191 Programming Considerations 191 WDTPS1 189
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191 WDTPS0 189 WDTPS1 189
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Period 191 Period 191 WDTPS0 189 WDTPS1 184 WREG 46 Write Collision Detect bit, WCOL 133, 308
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer. 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Period 191 Programming Considerations 191 WDTPS0 189 WDTPS1 189 WREG 46 Write Collision Detect bit, WCOL 133, 308
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191 WDTPS1 189 WREG 46 Write Collision Detect bit, WCOL 133, 308 X 229
VDD 237, 239 W Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer. 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Period 191 Programming Considerations 191 WDTPS0 189 WDTPS1 189 WREG 46 Write Collision Detect bit, WCOL 133, 308
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 237, 239 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191 WDTPS1 189 WREG 46 Write Collision Detect bit, WCOL 133, 308 X XORLW 229 XORWF 229
VDD 237, 239 W 237, 239 Wake-up from SLEEP 192 Wake-up from SLEEP Through Interrupt 192 Watchdog Timer 191 Waveform for General Call Address Sequence 147 Waveforms 147 External Program Memory Access 43 WCOL 133, 152, 157, 160, 163, 165, 308 WCOL Status Flag 152 WDT 191 Clearing the WDT 191 Normal Timer 191 Programming Considerations 191 Programming Considerations 189 WDTPS1 189 WREG 46 Write Collision Detect bit, WCOL 133, 308 X XORLW 229 XORWF 229

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip InternetWeb Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager Total Pages Sent
RE:	Reader Response
Fror	m: Name
	Company
	City / State / ZIP / Country
Ann	Telephone:
	uld you like a reply?YN
Dev	vice: PIC17C7XX Literature Number: DS30289A
Que	estions:
1.	What are the best features of this document?
2.	How does this document meet your hardware and software development needs?
3.	Do you find the organization of this data sheet easy to follow? If not, why?
4.	What additions to the data sheet do you think would enhance the structure and subject?
5	What deletions from the data sheet could be made without affecting the overall usefulness?
0.	
6.	Is there any incorrect or misleading information (what and where)?
7.	How would you improve this document?
8.	How would you improve our software, systems, and silicon products?

PIC17C7XX Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

<u>PART NO. – XX X /XX XXX</u>				Exa	amples
	Pattern:	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices		a)	PIC17C756 – 16L Commercial Temp., PLCC package,
	Package:	CL PT L	= Windowed LCC = TQFP = PLCC	 b) PIC17LC756– Commercial Te TQFP package 8MHz, extended VDE c) PIC17C756–3 	normal VDD limits PIC17LC756–08/PT
	Temperature Range: Frequency Range:	– I 08 16 33	= 0°C to +70°C = -40°C to +85°C = 8 MHz = 16 MHz = 33 MHz		extended VDD limits PIC17C756-33I/PT
	Device:	PIC17C756 PIC17C756T PIC17LC756	: Standard VDD range : (Tape and Reel) : Extended VDD range		Industrial Temp., TQFP package, 33 MHz, normal VDD limits

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. The Microchip Website at www.microchip.com

2. Your local Microchip sales office (see following page)

3. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253 ASIA/PACIFIC

Hong Kong Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431 Beijing Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104 India Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062 Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934 Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road

Taipei, Taiwan, ROC

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 **EUROPE**

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99

DNV MSC **DNV Certification. Inc** USA The Netherland Accredited by the RvA ANSI * RAB CCRED DIN ISO 9001 / QS-9000 **REGISTERED FIRM**

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro[®] 8-bit MCUs, KEELOQ[®] code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

Printed on recycled paper. All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No incorpose and no version of the otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

